Lab3 RISC on FPGA

楊昕

實驗目的

- Check your design in lab2 is synthesizable
 - Gate-level simulation
- Port your design FPGA
 - Nexys 4 board DDR

實驗器材


Nexys[™]4 Artix-7 FPGA Board



FPGA

• Field-programmable gate array,為可重複程式設計的晶片。

• 目前以硬體描述語言(Verilog或VHDL)描述的邏輯電路,可以利用logic synthesis和placement、 routing 工具軟體, 載至FPGA上進行測試。




http://www.xilinx.com/products/boards-and-kits/1-3yznp5.html

Integrated Synthesis Environment

• Xilinx ISE is a software tool produced by Xilinx for synthesis and analysis of HDL designs, enabling the developer to synthesize ("compile") designs, perform timing analysis, examine RTL diagrams, simulate a design's reaction to different stimuli, and configure the target device with the programmer.


Create an ISE Project

 Xilinx Design Tools -> ISE Design Suite -> ISE Design Tools -> Project Navigator




Create New Project

Specify project location type



Set Device Environment

Select your FPGA device correctly




FPGA Device:

Nexys[™]4 Artix-7 FPGA Board XC7A100T-CSG324

Project Summary


• Your can see all setting in this page, then press "Finish".



Design Entry(1/3)


You can choose "New Source" to create a space module or choose "Add Source" to add an exist module.

• Verilog code (.v): 描述邏輯電路行為




Design Entry(2/3)


• User Constraints File (.ucf):配置端口名稱和腳位編號



Design Entry(3/3)


•加入Lab3資料中的.V和.ucf檔






Generate Program File(1/3)

- step :
 - 1. Save all file
 - 2. Click top module
 - Press "Generate Program File "



Generate Program File(2/3)

• Synthesize:所設計數位電路經過布林函數化簡、優化後,轉換到的邏輯開級別的電路連線網表的過程。



Generate Program File(3/3)


- Implement Design:
 - Translate: 將Synthesize輸出後的網表(Netlist Constraints File,ncf)整合,輸出到 Xilinx自帶的通用數據庫(Native Generic Database,NGD)
 - Map: 將design映射到device器件上(Flip-flop、LUT)。
 - Place & Route: 根據.ucf和.pcf,進行實際的布局和布線。


• Generate Program File:產生.bit



Download(1/4)


- 1. 點選Configure Target Device
- 2. 選擇第二個impact選項







Download(2/4)


- 3. 點選 "Boundary Scan"
- 4. 在右側區塊空白處點擊右鍵,選擇 "Initialize Chain"







Download(3/4)






Download(4/4)





Error Messages & Detail Report(1/2)

• 當有錯誤發生時,可以點選Project -> Design Summary/Report , 會告知什麼環節出問題,方便 debug



Error Messages & Detail Report(2/2)


• Detail Report 會顯示整個設計的 critical path delay, 並告知設計如何被合成



Lab3


- 將LAB 2.1的Serial Multiplier 實現在FPGA板上
 - LED_15: 是否完成計算 (1: 顯示計算 0: 正在計算)
 - LED _0~7: 二進制顯示Serial Multiplier 運算過程
 - DISP 1: 四位七段顯示顯示結果
 - Swich_0~3:被乘數
 - Swich_4~7: 乘數

Lab3



24

Lab3



顯示運算過程



User Constraints File (UCF)

- User Constraints File (UCF)
 - 使用者可進行編輯端口名稱和腳位編號
 - NET "變數名稱" LOC = "內部PIN腳號碼"

```
## Switches
                                                                           ## 7 segment display
NET "a1"
                  LOC=J15 | IOSTANDARD=LVCMOS33; #IO L24N T3 RSO 15
                                                                           NET "ca"
                                                                                                           IOSTANDARD=LVCMOS33: #IO L24N T3 A00 D16 14
                  LOC=L16 | IOSTANDARD=LVCMOS33; #IO L3N TO DOS EMCCLK 14
                                                                                                 LOC=R10 | IOSTANDARD=LVCMOS33: #IO 25 14
                  LOC=M13 | IOSTANDARD=LVCMOS33; #IO L6N T0 D08 VREF 14
                                                                               "cc"
                                                                           NET
                                                                                                          IOSTANDARD=LVCMOS33; #IO 25 15
                  LOC=R15 | IOSTANDARD=LVCMOS33; #IO L13N T2 MRCC 14
NET "a4"
                                                                           NET "cd"
                                                                                                          IOSTANDARD=LVCMOS33: #IO L17P T2 A26 15
                  LOC=R17 | IOSTANDARD=LVCMOS33; #IO L12N T1 MRCC 14
                                                                           NET "ce"
                                                                                                 LOC=P15 | IOSTANDARD=LVCMOS33: #IO L13P T2 MRCC 14
                  LOC=T18 | IOSTANDARD=LVCMOS33; #IO L7N T1 D10 14
                                                                           NET "cf"
                                                                                                 LOC=T11 | IOSTANDARD=LVCMOS33; #IO L19P T3 A10 D26 14
                  LOC=U18 | IOSTANDARD=LVCMOS33; #IO L17N T2 A13 D29 14
NET "b3"
                                                                           NET "ca"
                                                                                                          IOSTANDARD=LVCMOS33: #IO L4P T0 D04 14
                  LOC=R13 | IOSTANDARD=LVCMOS33; #IO L5N T0 D07 14
                                                                           #NET "do"
                                                                                                  LOC=H15 | IOSTANDARD=LVCMOS33; #IO L19N T3 A21 VREF 15
## LEDs
NET "01"
                           IOSTANDARD=LVCMOS33; #IO L18P T2 A24 15
                                                                           NET "an0"
                                                                                                       | IOSTANDARD=LVCMOS33; #IO L23P T3 FOE B 15
NET "o2"
                           IOSTANDARD=LVCMOS33: #IO L24P T3 RS1 15
                                                                           NET "an1"
                                                                                               LOC=J18 | IOSTANDARD=LVCMOS33; #IO L23N T3 FWE B 15
                           IOSTANDARD=LVCMOS33: #IO L17N T2 A25 15
                                                                           NET "an2"
                                                                                                      | IOSTANDARD=LVCMOS33; #IO L24P T3 A01 D17 14
                 LOC=N14 | IOSTANDARD=LVCMOS33: #IO L8P T1 D11 14
                                                                           NET "an3"
                                                                                               LOC=J14 | IOSTANDARD=LVCMOS33; #IO L19P T3 A22 15
NET "05"
                           IOSTANDARD=LVCMOS33: #IO L7P T1 D09 14
                                                                                               LOC=P14 | IOSTANDARD=LVCMOS33; #IO L8N T1 D12 14
                                                                           NET "an4"
NET "06"
                           IOSTANDARD=LVCMOS33; #IO L18N T2 A11 D27 14
                                                                           NET "an5"
                                                                                               LOC=T14 | IOSTANDARD=LVCMOS33; #IO L14P T2 SRCC 14
                           IOSTANDARD=LVCMOS33; #IO L17P T2 A14 D30 14
                                                                           NET "an6"
                                                                                                      | IOSTANDARD=LVCMOS33; #IO L23P T3 35
                 LOC=U16 | IOSTANDARD=LVCMOS33; #IO L18P T2 A12 D28 14
NET "08"
                                                                                               LOC=U13 | IOSTANDARD=LVCMOS33; #IO L23N T3 A02 D18 14
                                                                           NET "an7"
```

User Constraints File (UCF)

· .v檔內的module i/o 變數與.ucf內腳位變數相對應

```
module mul(
      input clk100mhz,
                                                         ## Switches
      input rst,
      input a1, ___
                                                        NET "a1"
                                                                           LOC=J15 | IOSTANDARD=LVCMOS33; #IO L24N T3 RSO 15
      input a2, -
                                                                           LOC=L16 | IOSTANDARD=LVCMOS33; #IO L3N TO DQS EMCCLK 14
      input a3,
                                                                           LOC=M13 | IOSTANDARD=LVCMOS33; #IO L6N T0 D08 VREF 14
                                                         NET "a3"
      input a4,
                                                                           LOC=R15 | IOSTANDARD=LVCMOS33; #IO L13N T2 MRCC 14
                                                         NET "a4"
                                                                           LOC=R17 | IOSTANDARD=LVCMOS33; #IO L12N T1 MRCC 14
      input b1,
                                                         NET "b1"
                                                         NET "b2"
                                                                           LOC=T18 | IOSTANDARD=LVCMOS33; #IO L7N T1 D10 14
      input b2,
                                                                           LOC=U18 | IOSTANDARD=LVCMOS33; #IO L17N T2 A13 D29 14
                                                         NET "b3"
      input b3,
                                                         NET "b4"
                                                                           LOC=R13 | IOSTANDARD=LVCMOS33; #IO L5N TO D07 14
      input b4,
                                                         ## LEDs
      output o1,-
                                                                         LOC=H17 | IOSTANDARD=LVCMOS33; #IO L18P T2 A24 15
                                                                         LOC=K15 | IOSTANDARD=LVCMOS33; #IO L24P T3 RS1 15
                                                        NET "02"
      output o2,-
                                                                         LOC=J13 | IOSTANDARD=LVCMOS33; #IO L17N T2 A25 15
                                                        NET "o3"
      output o3,
                                                                         LOC=N14 | IOSTANDARD=LVCMOS33; #IO L8P T1 D11 14
                                                        NET "04"
      output o4,
                                                                         LOC=R18 | IOSTANDARD=LVCMOS33; #IO L7P T1 D09 14
                                                        NET "o5"
      output o5,
                                                                         LOC=V17 | IOSTANDARD=LVCMOS33; #IO L18N T2 A11 D27 14
                                                        NET "06"
      output o6,
                                                                         LOC=U17 | IOSTANDARD=LVCMOS33; #IO L17P T2 A14 D30 14
                                                        NET "07"
      output o7,
                                                                         LOC=U16 | IOSTANDARD=LVCMOS33; #IO L18P T2 A12 D28 14
                                                         NET "08"
      output o8,
```

Clock / 除頻

• 使用 100mhz

```
## Clock signal
NET "clk100mhz" LOC = "E3" | IOSTANDARD = "LVCMOS33";
#Bank = 35, Pin name = #IO_L12P_T1_MRCC_35,Sch name = clk100mhz
NET "clk100mhz" TNM_NET = sys_clk_pin;
#TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100 MHz HIGH 50%;
```

•若運算過程不經除頻,一秒運算100萬次,肉眼會無法辨識。


```
always@(posedge clk100mhz)
begin
  if(rst)
      count div <= 32'd0;
   else if (count div == 32'd50000000)
     count div <= 32'd0;
      count div <= count div + 1;
end
always@(posedge clk100mhz)
begin
     if (rst) begin
         count <= 5'd0;
      end else if(count div == 32'd50000000) begin
        if(count < 5'd16)
            count <= count + 5'd1;
         else
            count <= 5'd0;
      end else begin
         count <= count;
      end
end
```

七段顯示器

• 為共陰七段顯示器,給低電位會亮。


```
initial
begin

seg[0] = 7'b10000000; //h40; //8'hc0;
seg[1] = 7'b1111001; //h79; //8'hf9;
seg[2] = 7'b0100100; //h24; //8'ha4;
seg[3] = 7'b0110000; //h30; //8'hb0;
seg[4] = 7'b0011001; //h19; //8'h99;
seg[5] = 7'b0010010; //h12; //8'h92;
seg[6] = 7'b0000010; //h02; //8'h82;
seg[7] = 7'b1111000; //h78; //8'hf8;
seg[8] = 7'b0000000; //h00; //8'h80;
seg[9] = 7'b0010000; //h10; //8'h90;
end
```



四位七段顯示器

- 原理:人類因「視覺暫留」在看過東西之後,約有 40mSec 的影像 殘存,因此,只要影像消失不超過 40mSec,則眼睛就無法察覺。 所以會感覺看 到一個持續存在的影像。
- •但若每個位數之間的間隔過短,人眼辨識速度過慢,會看到重疊的數字。(AN3~ANO之間位移過快)
- 使用除頻,讓數字連串並辨識清晰。



圖片來源: https://reference.digilentinc.com/nexys:nexys4:refmanual

HW3&作業上傳格式

- 將RISC載入到Nexys 4 ,實作GCD(a,b)
 - •實作JAL、JR指令,並利用這兩道指令實作遞迴完成GCD(利用範例實作,增加 JAL、JR)
 - Input:sw_0~7 為a、sw_8~15 為b
 - Output:使用十進制利用四位七段顯示器顯示答案
 - 將input存入DM(data memory)中
 - 將input和結果轉成十進位顯示

• 繳交:

- 整個專案
- Due:11/25(三) 11:59 p.m.
- 請於12/1(二)、12/3(四)開放時段來Demo。
- 下載e-course 11/25當天繳交作業檔案Demo。

	12/1	12/3
10-12	0	0
13-17		
20-22	(©

評分標準

- Lab 3 共佔總成績的10%
- •課堂實作2分
- 回家作業8分
- 繳交期限: 11/25 23:59
- 評分標準:
 - 1.功能正常:
 - A->B-> answer: 5 分
 - 2.計算Slice Logic Utilization:
 - 前5名得3分;6-10名得2分;11-20名得1分

Device Utilization Summary						
Slice Logic Utilization	Used	Available	Utilization	Note(s)		
Number of Slice Registers	227	126,800	1%			
Number used as Flip Flops	227					
Number used as Latches	0					
Number used as Latch-thrus	0					
Number used as AND/OR logics	0					
Number of Slice LUTs	288	63,400	1%			
Number used as logic	263	63,400	1%			
Number using O6 output only	176					
Number using O5 output only	28					
Number using O5 and O6	59					
Number used as ROM	0					
Number used as Memory	20	19,000	1%			
Number used as Dual Port RAM	0					
Number used as Single Port RAM	0					
Number used as Shift Register	20					
Number using O6 output only	3					
Number using O5 output only	0					
Number using O5 and O6	17					
Number used exclusively as route-thrus	5					
Number with same-slice register load	3					
Number with same-slice carry load	2					

JAL & JR

JAL -- Jump and link

Description:	Jumps to the calculated address and stores the return address in \$31					
Operation:	\$31 = PC + 8 (or nPC + 4); PC = nPC; nPC = (PC & 0xf0000000) (target << 2);					
Syntax:	jal target					
Encoding:	0000 1111 1111 1111 1111 1111 1111					


JR -- Jump register

Description:	Jump to the address contained in register \$s							
Operation:	PC =	PC = nPC; $nPC = s ;						
Syntax:	jr \$s							
Encoding:	0000	00ss	333 0	0000	0000	0000	0000	1000

• 在將程式放上 FPGA 前,可利用 gate level simulation 模擬最後結

果

- Synthesize step
- 1. Click .v file
- 2. Press to synthesize



- Select the file
 - Your project destination -> netgen -> par
 - Select mul_timesim.sdf and mul_timesim.v



- Select the library
 - C:\-> Xilinx -> 14.1 -> ISE_DS -> ISE -> verilog -> src
 - Select simprims and XilinxCoreLib

名稱	*	修改日期	類型	大小
I iSE		2014/5/13 上午 1	福塞資料表	
simprims		2014/5/13 上午 1	福案資料夾	
🌡 uni9000		2014/5/13 上午 1	福宾資料夾	
🌡 unimacro		2014/5/13 上年 1	植案資料夾	
🃗 unisims		2014/5/13 上午 1	福寓資料夾	
🅌 XilinxCoreLib		2014/5/13 上午 1	福富資料夾	
☑ glbl.v		2012/4/24 上午 1	V福嘉	35 KB

- 步驟一
 - Compile command
 - ncverilog +libext+.v +access+r -y /tmp/simprims -y /tmp/XilinxCoreLib mul_timesim.v tb.v

```
birdymans@raichu[6:01pm]~/aagain>ls
in mul_timesim.sdf mul_timesim.v out simprims tb.v XilinxCoreLib
birdymans@raichu[6:01pm]~/aagain>ncverilog +libext+.v +access+r -y simprims -y XilinxCoreLib mul_timesim.v tb.v
```

Compiler done

```
Annotation completed successfully...
       Building instance overlay tables: ..... Done
       Generating native compiled code:
               simprims.X DSP48A1:v <0x3bf2ac38>
                      streams: 106, words: 59433
               simprims.X OBUF:v <0x1c64fbf8>
                      streams: 1, words: 109
               simprims.X OBUF:v <0x342194a4>
                      streams: 1, words:
               simprims.X ONE:v <0x404b8400>
                      streams: 0, words:
               simprims.X ZERO:v <0x1b2cf928>
                      streams: 0, words:
               worklib.glbl:v <0x202a995e>
                      streams: 11, words: 2627
               worklib.mul:v <0x45accb6f>
                      streams: 1, words:
               worklib.tb:v <0x5b101c8b>
                      streams: 3, words: 7730
       Loading native compiled code:
       Building instance specific data structures.
       Design hierarchy summary:
                                 Instances Unique
              Modules:
               Primitives:
                                       170
              Timing outputs:
               Registers:
               Scalar wires:
              Expanded wires:
              Vectored wires:
              Always blocks:
               Initial blocks:
              Cont. assignments:
              Pseudo assignments:
              Timing checks:
               Interconnect:
              Delayed tcheck signals: 194
              Simulation timescale:
       Writing initial simulation snapshot: worklib.glbl:v
oading snapshot worklib.glbl:v ................. Done
Verdi3* Loading libsscore ius111.so
*Verdi3* : Enable Parallel Dumping.
 csim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
imulation complete via $finish(1) at time 1980039800 PS + 0
 /tb.v:89
                      Sfinish:
 csim> exit
```

Simulation

```
Instances
                                              Unique
               Modules:
                                         175
                                                  14
                                                   2
               UDPs:
                                          24
               Primitives:
                                         135
                                                  12
               Timing outputs:
               Registers:
                                         284
                                                  48
               Scalar wires:
                                         490
               Always blocks:
                                          81
               Initial blocks:
                                          37
                                                  15
                                                  23
               Cont. assignments:
               Pseudo assignments:
                                                   8
               Timing checks:
                                         440
                                                 126
               Interconnect:
                                         257
                                                  82
                                                  64
               Delayed tcheck signals:
                                         128
               Simulation timescale:
                                         1ps
       Writing initial simulation snapshot: worklib.glbl:v
Loading snapshot worklib.glbl:v ............................. Done
 csim> run
             8, your ans=
            18, your ans= 18
            20, your ans= 20
            14, your ans= 14
 9 * 0 =
             0, your ans=
               5 , Wrong=
Simulation complete via $finish(1) at time 1000230 NS + 0
/tb.v:44
             #30 $finish;
csim> exit
ang@Euler-ES:~/Verilog/CO/LAB3/simulation$
```