INSTITUTO SUPERIOR TÉCNICO

DEPARTAMENTO DE ENGENHARIA INFORMÁTICA

ORGANIZAÇÃO DE COMPUTADORES

LEIC

Second Lab Assignment: System Modeling and Profiling

Version 1.1.0

2024/2025

1 Introduction

The goal of this assignment is twofold: (i) to determine the characteristics of a computer's caches, and (ii) to leverage the obtained knowledge about the caches in order to optimize the performance of a given program. For this task, the students will make use of a performance analysis tool to have direct access to hardware performance counters available on most modern microprocessors. The tool that will be used is the standard Application Programming Interface (API): PAPI [1].

In the rest of this section, we make a brief introduction to PAPI, and describe the targeted computer platform and the development environment. In Section 3, we describe the procedure for modeling the L1 and L2 caches of the targeted platform (Subsection 3.1), and provide a guide for analyzing the performance of a matrix-multiply code segment and optimizing it based on the characteristics of the L2 cache of the target architecture (Subsection 3.2).

1.1 Targeted Platform and Development Environment

IMPORTANT: This assignment must be performed on the computers of your lab classes room. These computers have similar hardware characteristics, and any of them can be used as a target platform. Note that, since this work is hardware-dependent, conducting it on an computer with different hardware characteristics could produce unexpected results, and hence invalidating your work. This means you should always use the same lab. If you are an Alameda student, you can access the specific lab computer you want (see `https://welcome.rnl.tecnico.ulisboa.pt/#labs-access`).

To properly setup the development environment, it is necessary to obtain the PAPI library and a set of auxiliary program files. This material can be found in the package `lab1_kit.zip`, which can be downloaded from the course website. After downloading and uncompressing this package on any of the lab classes' computers, PAPI must be built. To this end, change directories to the location of the PAPI source code: folder `papi-X.X.X/src`. Compile the code by issuing the commands: `./configure`, and `make`. This operation will produce a set of helper tools located in directory `src/utils/` and create the PAPI library `papilib.a`. The tool `papi_avail`, in particular, is useful to determine the PAPI events supported on the target platform. The library will be linked to the auxiliary programs presented in the following sections.

2 Exercise

To help determining the characteristics of the labs computer's caches, the following exercises will help you estimate cache parameters from small C applications.

The first step to get acquainted with the procedure is to determine only the size of the cache using a small C application on a (known) machine, such as the code you have analyzed on lab exercise VI.3. This C code, is a simplified version of the following programs in this assignment. Basically, it iterates over an array to determine the cache size.

To guarantee that you measure the time accurately, please use the source code available in the lab kit (file spark.c).

In order to perform the evaluation you should go to your lab in order to access the cache size by running the application there. You may want to repeat the evaluation of the elapsed time a few times to achieve statistical significance. You should table the relevant results for different cache sizes on the response sheet and make a conclusion regarding the cache size. You can calculate more measures before the output, examine the final part of the source code file.

1. What is the cache capacity of the computer you tested? Please justify.

To discover the other cache parameters, you're going to modify the C application, so that it generates different data access patterns. Please spend a few minutes analyzing the modifications to the source code.

```
for(size_t cache_size = CACHE_MIN; cache_size < CACHE_MAX; cache_size = 2*cache_size) {
    for(size_t stride = 1; stride <= cache_size/2; stride = 2*stride){
        limit = cache_size - stride + 1;
        for(ssize_t i = 10 * stride; i > 0; i--) {
            for(index = 0; index < limit; index += stride) {
                array[index] = array[index] + 1;
            }
        }
    }
}
```

The meaning of each variable is the following:

`array[]` an arbitrary large array that will be repeatedly accessed to measure the cache miss pattern;

`cache_size` value of the cache size under test; all cache sizes given by integer powers of 2, between `CACHE_MIN` = 8kB and `CACHE_MAX` = 64kB should be considered;

`stride` states how many entries are being skipped at each access; for example, if the stride is 4, entries 0, 4, 8, 12, ... in the array are being accessed, while entries 1, 2, 3, 5, 6, 7, 9, 10, 11, ... are skipped;

`limit` the largest address that will be accessed for the cache size and access pattern under test;

`repeat` denotes the number of times that each access pattern will be repeated in array.

The execution time for this code segment on this machine yield the chart depicted in Figure 1, by varying the adopted value for the *stride* parameter and for different array sizes, defined between `ARRAY_MIN` = 4kB and `ARRAY_MAX` = 4MB.

2. What is the cache capacity of the computer?
3. What is the size of each cache block?
4. What is the L1 cache miss penalty time?



Figure 1: Variation of the cache access time with the adopted *stride* value for different array sizes.

3 Procedure

3.1 Modeling Computer Caches

In the first part of this assignment, the goal is to model the characteristics of the L1 data cache and L2 cache of the targeted computer platform. Next, we provide instructions for performing this analysis.

Use the forms at the end to answer the questions below.

3.1.1 Modeling the L1 Data Cache

The methodology to experimentally model the L1 data cache consists in considering the total amount of data cache misses during the execution of the following code sequence of program `cm1.c`, similar to the program in Section 2. This program can be found in the package `lab1_kit.zip`.

```
for(array_size=ARRAY_MIN; array_size < ARRAY_MAX; array_size=array_size*2)
    for(stride=1; stride <= array_size/2; stride=stride*2){
        limit = array_size - stride + 1;
        for(repeat=0; repeat<=200*stride; repeat++)
            for(index=0; index<limit; index+=stride)
                x[index] = x[index] + 1;
  }
```

a) Change to directory `cm1/`, in the package `lab1_kit.zip`, and analyze de code of the program `cm1.c`. Identify its source code with the program described above.
What are the processor events that will be analyzed during its execution? Explain their meaning.

b) Compile the program `cm1.c` using the provided `Makefile` and execute `cm1`. Plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).

NOTE: A fast sketch of these plots can be drawn in your computer by running the following commands:

```
./cm1 > cm1.out
./cm1_proc.sh
```

NOTE 2: You can draw these tables and plots on your computer, print, and attach to the report. You do not have to

fill them by hand on the printed report.

NOTE 3: You may need to mark the script as executable before being able to run it.

c) By analyzing the obtained results:

- Determine the **size** of the L1 data cache. Justify your answer.
- Determine the **block size** adopted in this cache. Justify your answer.
- Characterize the **associativity set size** adopted in this cache. Justify your answer.

3.1.2 Modeling the L2 Cache

In this part of the assignment, the goal is to experimentally model the characteristics of the L2 cache of the targeted computer platform. To analyze the computer's L2 cache, we will use the same methodology that was introduced in the previous section to model the L1 data cache.

a) Modify the program `cm1.c` in order to analyze the characteristics of the L2 cache. (Hint: use the event `PAPI_L2_DCM`.) Describe and justify the changes introduced in this program.

b) Compile the program `cm1.c`, execute `cm1`, and plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L2 cache.

c) By analyzing the obtained results:

- Determine the **size** of the L2 cache. Justify your answer.
- Determine the **block size** adopted in this cache. Justify your answer.
- Characterize the **associativity set size** adopted in this cache. Justify your answer.

3.2 Profiling and Optimizing Data Cache Accesses

Often, programmers wishing to improve their programs' performance focus their attention on how the programs affect the computer's caches. In the following, it will be analyzed how simple code changes can help to improve that performance for a matrix multiplication application.

Consider a simple matrix multiplication application, operating on two square matrices of $N \times N$ 16-bit integer elements, with $N = 1024$. From a mathematical point of view, given two matrices $\mathbf{A}$ and $\mathbf{B}$, with elements a_{ij} and b_{ij} such that $0 \leq i, j < N$, the product matrix $\mathbf{C}$ is defined as:

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{kj} = a_{i1} b_{1j} + a_{i2} b_{2j} + \ldots + a_{i(N-1)} b_{(N-1)j} \quad (1)$$



Figure 2: Straightforward matrix multiplication.

3.2.1 Straightforward implementation

A straight-forward C implementation of Eq. 1 can look like this:

```
for (i = 0; i <  N; ++i) {
    for (j = 0; j < N; ++j) {
        for (k = 0; k < N; ++k) {
            res[i][j] += mul1[i][k] * mul2[k][j];
        }
    }
}
```

The two input matrices are `mul1` and `mul2`. The result matrix `res` is assumed to be initialized to all zeroes.

The provided program `mm1.c` includes this code sequence and all the necessary initialization steps, as well as the set of statements that are required in order to profile its execution using the PAPI toolbox.

a) Change to directory `mm1/` and analyze de code of the program `mm1.c`. Identify its source code with the program described above.
What is the total amount of memory that is required to accommodate each of these matrices?

b) Compile the source file `mm1.c` using the provided `Makefile` and execute it. Fill the table with the obtained data.

c) Evaluate the resulting L1 data cache *Hit-Rate*.

3.2.2 First Optimization: Matrix transpose before multiplication [2]

By analyzing the obtained results, it can be observed that such a straightforward implementation suffers from a severe penalty in what concerns the amount of L2 cache misses resulting from its access pattern. In fact, while `mul1` matrix is accessed sequentially, the inner loop advances the row number of `mul2` (see Fig. 2), meaning successive accesses to far away memory positions.



Figure 3: Transposed matrix multiplication.

One possible remedy to attenuate such problem is based on matrix transposition. In fact, since each matrix element is accessed multiple times, it might be worthwhile to rearrange ("transpose," in mathematical terms) the second matrix `mul2` before using it (see Fig. 3):

$$c_{ij} = \sum_{k=0}^{N-1} a_{ik} b_{jk}^T = a_{i1} b_{j1}^T + a_{i2} b_{j2}^T + \ldots + a_{i(N-1)} b_{j(N-1)}^T \quad (2)$$

After the preliminary transposition step, both matrices may be iterated sequentially. As far as the C code is concerned, it now looks like this:

```
int16_t tmp[N][N];

// transposition
for (i = 0; i < N; ++i) {
    for (j = 0; j < N; ++j) {
        tmp[i][j] = mul2[j][i];
    }
}

// multiplication
for (i = 0; i < N; ++i) {
    for (j = 0; j < N; ++j) {
        for (k = 0; k < N; ++k) {
res[i][j] += mul1[i][k] * tmp[j][k];
        }
    }
}
```

Variable `tmp` is a temporary array to store the transposed matrix.

One direct consequence of this optimization is that it now requires additional accesses to the data memory. Hopefully, this extra cost can be easily recovered, since the 1024 non-sequential accesses per column are usually much more expensive.

a) Change to directory `mm2/` and analyze the code of the program `mm2.c`. Identify its source code with the program described above. Compile this program using the provided `Makefile` and execute it.

Fill the table with the obtained data.

b) Evaluate the resulting L1 data cache *Hit-Rate*.

c) Change the code in the program `mm2.c` in order to include the matrix transposition in the execution time. Compile this program using the provided `Makefile` and execute it.

Fill the table with the obtained data.

Comment on the obtained results when including the matrix transposition in the execution time.

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedups.

3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

Despite the good results that may be obtained with the matrix transposition method, in many applications this approach can not be applied, either because the matrix is too large or the available memory is too small. Hence, other alternatives, which do not require the extra copy procedure, should be studied.

The search for an alternative processing scheme should start with a close examination of the involved math and the operations performed by the original implementation. Trivial math knowledge shows that the order of the several additions to obtain each element of the result matrix is irrelevant, as long as

each addend appears exactly once. This understanding will lead to solutions which reorder the additions performed in the inner loop of the original code.

According to the original algorithm, the adopted order to access the elements of matrix `mul2` is: (0,0), (1,0), ... , (N -1,0), (0,1), (1,1), ... Although the elements (0,0) and (0,1) are in the same cache line, by the time the inner loop completes one round, this cache line has long been evicted. For this example, each round of the inner loop requires, for each of the three matrices, 1024 cache lines, which is much more than what is available in most processors' caches.

One possible solution is to simultaneously handle more than one iteration of the middle loop, while executing the inner loop. In this case, several values which are guaranteed to be in cache will be used, thus contributing to a reduction of the L2 cache miss-rate. Hence, to maximize the speedup provided by this technique, it is necessary to adapt the dimension of the sub-matrix under processing to the cache block size, by taking into account the size of each matrix element. As a hypothetical example, considering that a `short` operand occupies 2-Bytes, this means that a 64-Byte cache block will accommodate 32 matrix elements, thus defining the optimal size for the sub-matrix line to be 32 (see Fig. 4).



Figure 4: Blocked matrix multiplication.

As far as the C code is concerned, it now looks like this:

```
#define SUB_MATRIX_SIZE (CACHE_LINE_SIZE / sizeof (short))

for (i = 0; i < N; i += SUB_MATRIX_SIZE) {
    for (j = 0; j < N; j += SUB_MATRIX_SIZE) {
        for (k = 0; k < N; k += SUB_MATRIX_SIZE) {
             for (i2 = 0, rres = &res[i][j], rmul1 = &mul1[i][k];
                  i2 < SUB_MATRIX_SIZE;
                  ++i2, rres += N, rmul1 += N) {
                for (k2 = 0, rmul2 = &mul2[k][j]; k2 < SUB_MATRIX_SIZE; ++k2, rmul2 += N) {
                    for (j2 = 0; j2 < SUB_MATRIX_SIZE; ++j2) {
                        rres[j2] += rmul1[k2] * rmul2[j2];
                    }
                }
            }
        }
    }
}
```

The most visible change is that the code has six nested loops now. The outer loops iterate with intervals of `SUB_MATRIX_SIZE` (the cache line size `CACHE_LINE_SIZE` divided by `sizeof(short)`). This divides the matrix multiplication in several smaller problems which can be handled with more cache locality. The inner loops iterate over the missing indexes of the outer loops. There are, once again, three loops. The `k2` and `j2` loops are in a different order. This is done because, in the actual computation, only one expression depends on `k2` but two depend on `j2`.

a) Change to directory `mm3/` and analyze the code of the program `mm3.c`. Identify its source code with the program described above.

Change the program source code in order to comply the algorithm parameterization (sub-matrix line size) with the block size (`CLS`) that was determined in Section 3.1.

How many matrix elements can be accommodated in each cache line?

b) Compile this program using the provided `Makefile` and execute it. Fill the table with the obtained data.

c) Evaluate the resulting L1 data cache *Hit-Rate*.

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedup.

e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations; You may use the following PAPI events PAPI_L2_DCH (or PAPI_L2_DCM) and PAPI_L2_DCA. Run papi_avail to check for available events and understand their meaning.)

References

[1] Performance Application Programming Interface (PAPI). Webpage. "`http://icl.cs.utk.edu/papi`", December 2008.

[2] Ulrich Drepper. What every programmer should know about memory. Technical report, Red Hat, Inc., November 2007.

[3] *PAPI User's Guide*.

[4] *PAPI Programmer's Reference*.

Second Lab Assignment: System Modeling and Profiling

STUDENTS IDENTIFICATION:

Number:	Name:
106794	Tiago Castro Santos
107301	João Ricardo Fernandes Caçador
106559	Francisco Miguel Carvalho Nascimento

2 Exercise

Please justify all your answers with values from the experiments.

1. What is the cache capacity of the computer you used (please write the workstation name)?

Array Size	16 KB	32 KB	64 KB	128 KB	256 KB	512 KB
t2-t1 (ms)	2,43	4,85	10,76	24,07	53,87	120,48
# accesses a[i]	$1{,}64 \times 10^6$	$3{,}3 \times 10^6$	$6{,}55 \times 10^6$	$1{,}31 \times 10^7$	$2{,}62 \times 10^7$	$5{,}24 \times 10^7$
# mean access time	1,48	1,47	1,64	1,84	2,06	2,30

Utilizámos o computador lab5p17. Pela tabela acima, é possível verificar que até 32 KB (inclusive), o tempo médio de acesso varia pouco. Quanto o tamanho aumenta para 64 KB, o tempo aumenta significativamente pelo que se nota que o miss rate aumentou. Logo, é possível concluir que cache_size = 32KB

Consider the data presented in Figure 1. Answer the following questions (2, 3, 4) about the machine used to generate that data.

2. What is the cache capacity?

A partir da figura, podemos observar que até ao tamanho 64KB (inclusive) todos os arrays possuem um tempo de acesso ~ 360 ns. A partir de 128KB, o tempo aumenta para ~ 500 ns, resultado do aumento do número de misses que leva a miss penalties. Concluímos que para size ≤ 64KB, os arrays podem ser mantidos em cache. Logo, a cache possui 64 KB.

3. What is the size of each cache block?

O tamanho do bloco corresponde à stride onde, dentro do grupo de arrays onde size > cache size, o tempo de acesso se torna consistente. Este valor estabiliza, uma vez que, a partir daquele stride estamos a aceder a elementos que correspondem a blocos distintos, resultando numa miss rate ~ 100%. Logo, block_size = 16B.

4. What is the L1 cache miss penalty time?

Para calcular a miss penalty, basta termos em consideração o acess time quando miss rate ~ 100% (1000 ns) e quando hit rate ~ 100% (360 ns).

miss_penalty = miss_time - hit_time = 1000 - 360 = 640 ns

3 Procedure

3.1.1 Modeling the L1 Data Cache

(a partir deste ponto utilizamos o lab6p5 devido a problemas nos computadores do lab 5 ao tentar correr o PAPI)

a) What are the processor events that will be analyzed during its execution? Explain their meaning.

O evento analisado durante a execução do programa é o PAPI_L1_DCM, que corresponde a "L1 Data Cache Misses". Este evento é usado para analisar quantos misses ocorrem em L1, ou seja, o número de vezes que tentámos ir buscar informação à cache L1 que não estava lá presente.

b) Plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L1 data cache (8kB, 16kB, 32kB and 64kB).
Note that, you may fill these tables and graphics (as well as the following ones in this report) on your computer and submit the printed version.

Array Size	Stride	Avg Misses	Avg Cycl Time
8kBytes	1	0.000237	0.002254
	2	0.000153	0.002239
	4	0.000055	0.002231
	8	0.000057	0.002184
	16	0.000054	0.002212
	32	0.000105	0.002204
	64	0.000057	0.002190
	128	0.000034	0.002059
	256	0.000021	0.001995
	512	0.000020	0.001987
	1024	0.000013	0.001944
	2048	0.000026	0.002026
	4096	0.000017	0.002097
16kBytes	1	0.000215	0.002245
	2	0.000174	0.002237
	4	0.000228	0.002232
	8	0.000163	0.002177
	16	0.000259	0.002247
	32	0.000183	0.002283
	64	0.000184	0.002196
	128	0.000108	0.002182
	256	0.000045	0.002061
	512	0.000031	0.001996
	1024	0.000023	0.001986
	2048	0.000019	0.002090
	4096	0.000016	0.002295
	8192	0.000016	0.002081

Array Size	Stride	Avg Misses	Avg Cycl Time
32kBytes	1	0.001496	0.002230
	2	0.002219	0.002229
	4	0.003438	0.002225
	8	0.003710	0.002187
	16	0.013628	0.002151
	32	0.017435	0.002248
	64	0.013564	0.02207
	128	0.000734	0.002202
	256	0.000391	0.002187
	512	0.000163	0.002061
	1024	0.000083	0.001998
	2048	0.000039	0.002054
	4096	0.000025	0.002241
	8192	0.000014	0.002169
	16384	0.000009	0.002080
64kBytes	1	0.015660	0.001980
	2	0.031305	0.001859
	4	0.062649	0.002091
	8	0.125369	0.002206
	16	0.250699	0.002166
	32	0.501434	0.002242
	64	1.000432	0.001809
	128	1.024640	0.001836
	256	1.035497	0.001864
	512	1.047298	0.001882
	1024	1.009118	0.001814
	2048	1.002385	0.002147
	4096	1.695696	0.007602
	8192	0.000027	0.002198
	16384	0.000013	0.002191
	32768	0.000008	0.002095



c) By analyzing the obtained results:

- Determine the **size** of the L1 data cache. Justify your answer.

Podemos determinar o tamanho da cache verificando a partir de que tamanho os avg misses deixam de ser ~ 0% (64 KB). A partir deste tamanho o número de misses aumenta dado que se torna impossível ter o array totalmente carregado na cache. Concluímos, por isso, que o tamanho da cache L1 é 32 KB que é o último valor que suporta o array por completo. Note-se que existe um ligeiro aumento de avg misses quando size = 32 KB entre 2^4 e 2^6. Isto pode ser ignorado dado que este aumento se deve à utilização da cache para guardar outros dados do programa

- Determine the **block size** adopted in this cache. Justify your answer.

Enquanto a stride é inferior a 64B, notamos que os avg_misses aumentam de forma gradual, o que nos indica que alguns acessos são cache hits, ou seja, pertencem ao mesmo bloco do acesso anterior. O momento em que o número de avg_misses no gráfico estabiliza significa que estamos a acessar fora dos limites do bloco anterior em cada acesso sucessivo, tendo assim um miss rate ~ 100%. Concluímos que o block size é 64B

- Characterize the **associativity set size** adopted in this cache. Justify your answer.

Para o 1º array que não cabe por completo na cache (64KB) e para a maior stride possível deste array (32 KB) só iremos a 2 blocos. Como avg_misses ~ 0, podemos concluir que a cache é pelo menos 2-way associative.
Repetindo o raciocínio para strides cada vez menores, percebemos que tanto para 16KB e 8KB, avg_misses também ~ 0, o que significa que a cache é pelo menos 8-way associative. Para strides menores (4KB e menor), o caso não se repete. Logo, concluímos que a cache L1 é 8-way associative.

3.1.2 Modeling the L2 Cache

a) Describe and justify the changes introduced in this program.

Mudámos o evento do PAPI de PAPI_L1_DCM para PAPI_L2_DCM de maneira a analisarmos o miss rate de L2.
Mudámos também a constante CACHE_MAX para 2 MB, dado que a cache L2 é muito maior que L1 e daí precisarmos de arrays maiores para a testar por completo.

b) Plot the variation of the average number of misses (*Avg Misses*) with the `stride` size, for each considered dimension of the L2 cache.



c) By analyzing the obtained results:

- Determine the **size** of the L2 cache. Justify your answer.

É possível notar um salto no miss rate entre 128 KB e 256 KB e outro de 256 KB para 512 KB. O segundo é consideravelmente maior, o que significa que excedemos o tamanho da nossa cache e não conseguimos fazer caber o array inteiro em L2. Por esta razão, concluímos que a cache tem 256 KB.

- Determine the **block size** adopted in this cache. Justify your answer.

Quando o stride é $\leq$ 64 B, a miss rate aumenta de forma gradual, o que indica que alguns dos acessos a L2 são hits. A partir deste valor o miss rate torna-se constante, sugerindo que ultrapassámos os limites do bloco, isto é, acessos sequenciais pertencem acedem a blocos distintos.
Logo, conluímos que block size = 64B

- Characterize the **associativity set size** adopted in this cache. Justify your answer.

Utilizando o mesmo raciocínio empregue na questão 3.1.1 c), podemos encontrar o associative set size procurando o tamanho do stride onde a miss rate deixa de ser ~ 0. Concluímos então que L2 é 32-way associative.

3.2 Profiling and Optimizing Data Cache Accesses

3.2.1 Straightforward implementation

a) What is the total amount of memory that is required to accommodate each of these matrices?

int16_t = 16 bits = 2 Bytes Tamanho_matriz = 512

Espaço ocupado por matriz = 512 * 512 * 2
= 524 288 B
= 512 KB

Logo, para acomodar ambas as matrizes precisamos de 2 * 512 KB = 1 MB

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	135.123249 $\times 10^6$
Total number of load / store instructions completed	536.87209 $\times 10^6$
Total number of clock cycles	571.027871 $\times 10^6$
Elapsed time	0.190344 seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

nº acessos = 536.87209 * 10^6
nº misses = 135.123249 * 10^6

$$\text{Hit Rate} = 1 - \frac{\text{nº misses}}{\text{nº acessos}} = 74.83\%$$

3.2.2 First Optimization: Matrix transpose before multiplication [2]

a) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.216562 $\times 10^6$
Total number of load / store instructions completed	536.872076 $\times 10^6$
Total number of clock cycles	534.965106 $\times 10^6$
Elapsed time	0.178322 seconds

b) Evaluate the resulting L1 data cache *Hit-Rate*:

nº acessos = 536.872076 * 10^6
nº misses = 4.216562 * 10^6

$$\text{Hit Rate} = 1 - \frac{\text{nº misses}}{\text{nº acessos}} = 99.21\ \%$$

c) Fill the following table with the obtained data.

Total number of L1 data cache misses	4.227557 $\times 10^6$
Total number of load / store instructions completed	537.396492 $\times 10^6$
Total number of clock cycles	537.702879 $\times 10^6$
Elapsed time	0.179235 seconds

Comment on the obtained results when including the matrix transposition in the execution time:

Hit rate = 99.21%. Comparando os 2 resultados, concluímos que incluir a transposição da matriz no tempo de execução não altera de forma significativa os resultados. Isto acontece porque a transposição da matriz é uma operação muito menos complexa e demorada quando comparada com a multiplicação de matrizes

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\text{HitRate}$) and the obtained speedups.

$\Delta\text{HitRate} = \text{HitRate}_{\text{mm2}} - \text{HitRate}_{\text{mm1}}$: 0.9921 - 0.7483 = 0.2438
$\text{Speedup}(\#\text{Clocks}) = \#\text{Clocks}_{\text{mm1}}/\#\text{Clocks}_{\text{mm2}}$: 571.027871 / 537.702879 = 1.0619
$\text{Speedup}(\text{Time}) = \text{Time}_{\text{mm1}}/\text{Time}_{\text{mm2}}$: 0.190344 / 0.179235 = 1.0619
Comment: Obtivemos um pequeno speedup de 1.07 em comparação com a implementação original, apesar do hit rate ter aumentado significativamente (24.38%). Estes resultados demonstram que a técnica de transposição permite-nos fazer uso dos princípios de localidade, neste caso, os benefícios de acesso sequencial à memória. Apesar destas conclusões, esta implementação pode não ser a melhor para sistemas com pouca memória, dado que a é preciso guardar agora uma terceira matriz 512*512.

3.2.3 Second Optimization: Blocked (tiled) matrix multiply [2]

a) How many matrix elements can be accommodated in each cache line?

Dado que o block_size = 64 B, a cache é 8-way associative e sizeof(int16_t) = 2B então:

$$\frac{64 * 8}{2} = 256 \text{ elementos da matriz por set}$$

Cada set possui 8 linhas: $\frac{256}{8} = 32$ elementos por linha

b) Fill the following table with the obtained data.

Total number of L1 data cache misses	2.547039 $\times 10^6$
Total number of load / store instructions completed	537.945165 $\times 10^6$
Total number of clock cycles	225.487946 $\times 10^6$
Elapsed time	0.075163 seconds

c) Evaluate the resulting L1 data cache *Hit-Rate*:

Hit rate = 99.53%.

Nota-se mais um ligeiro aumento na hit rate com esta otimização.

d) Compare the obtained results with those that were obtained for the straightforward implementation, by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedup.

$\Delta\mathrm{HitRate} = \mathrm{HitRate}_{\mathrm{mm3}} - \mathrm{HitRate}_{\mathrm{mm1}}$: 0.9953 - 0.7483 = 0.2470
$\mathrm{Speedup}(\#\mathrm{Clocks}) = \#\mathrm{Clocks}_{\mathrm{mm1}}/\#\mathrm{Clocks}_{\mathrm{mm3}}$: 571.027871/225.487946 = 2.5324
Comment: Obtivemos um speedup de 2.53 dividindo a matriz em múltiplas sub-matrizes que cabem exatamente num bloco da cache, assegurando que toda a informação necessária para a computação está (quase sempre) presente em L1, aumentando assim o hit rate em 24.67%

e) Compare the obtained results with those that were obtained for the matrix transpose implementation by calculating the difference of the resulting hit-rates ($\Delta\mathrm{HitRate}$) and the obtained speedup. If the obtained speedup is positive, but the difference of the resulting hit-rates is negative, how do you explain the performance improvement? (Hint: study the hit-rates of the L2 cache for both implementations;)

$\Delta \text{HitRate} = \text{HitRate}_{\text{mm3}} - \text{HitRate}_{\text{mm2}}$: 0.9953 - 0.9921 = 0.0032
$\text{Speedup}(\#\text{Clocks}) = \#\text{Clocks}_{\text{mm2}} / \#\text{Clocks}_{\text{mm3}}$: 537.702879 / 225.487946 = 2.3846
Comment: Quando comparamos esta implementação com a que transpõe matrizes obtemos um speedup de 2,38. Apesar da diferença de hit rate em L1 ser pouco significativa, os L2 data cache misses são significativamente inferiores em mm3 quando comparados com mm2 (ΔL2DCM = L2DCM[mm3] - L2DCM[mm3] = 2.183 - 8.87 = -6.687). Logo, em mm3 a miss penalty é muito inferior quando comparado com mm2. Por último, esta otimização não deve utilizar mais memória, podendo substituir a implementação original sem serem necessários upgrades de memória.

3.2.3 Comparing results against the CPU specifications

Now that you have characterized the cache on your lab computer, you are going to compare it against the manufacturer's specification. For this you can check the device's datasheet, or make use of the command `lscpu`. Comment the results.

Comparando os mesmos resultados com o apresentado pelo comando sugerido, concluímos que tanto o block size como o cache size obtidos tanto para L1 como L2 estão de acordo com a realidade. A associatividade calculada para L1 está também correta.
Já a calculada para L2 não coincide com a realidade. Isto pode dever-se a diversos fatores tais como: dados incorretos, incorreta leitura do gráfico ou alguma otimização do CPU que não tivemos em consideração.

A PAPI - Performance Application Programming Interface

The PAPI project [1] specifies a standard Application Programming Interface (API) for accessing hardware performance counters available in most modern microprocessors. These counters exist as a small set of registers that count *Events*, defined as occurrences of specific signals related to the processor's function (such as cache misses and floating point operations), while the program executes on the processor. Monitoring these events may have a variety of uses in the performance analysis and tuning of an application, since it facilitates the correlation between the source/object code structure and the efficiency of the actual mapping of such code to the underlying architecture. Besides performance analysis, and hand tuning, this information may also be used in compiler optimization, debugging, benchmarking, monitoring and performance modeling.

PAPI has been implemented on a number of different platforms, including: Alpha; MIPS R10K and R12K; AMD Athlon and Opteron; Intel Pentium II, Pentium III, Pentium M, Pentium IV, Itanium 1 and Itanium 2; IBM Power 3, 4 and 5; Cell; Sun UltraSparc I, II and II, etc.

Although each processor has a number of events that are native to that specific architecture, PAPI provides a software abstraction of these architecture-dependent *Native Events* into a collection of *Preset Events*, also known as *predefined events*, that define a common set of events deemed relevant and useful for application performance tuning. These events are typically found in many CPUs that provide performance counters. They give access to the memory hierarchy, cache coherence protocol events, cycle and instruction counts, functional unit, and pipeline status. Hence, preset events may be regarded as mappings from symbolic names (PAPI preset name) to machine specific definitions (native countable events) for a particular hardware resource. For example, Total Cycles (in user mode) is mapped into PAPI_TOT_CYC. Some presets are derived from the underlying hardware metrics. For example, Total L1 Cache Misses (PAPI_L1_TCM) is the sum of L1 Data Misses and L1 Instruction Misses on a given platform. The list of preset and native events that are available on a specific platform can be obtained by running the commands `papi_avail` and `papi_native_avail`, both provided by the papi source distribution.

Besides the standard set of events for application performance tuning, the PAPI specification also includes both a high-level and a low-level sets of routines for accessing the counters. The high level interface consists of eight functions that make it easy to get started with PAPI, by simply providing the ability to start, stop, and read sets of events. This interface is intended for the acquisition of simple but accurate measurement by application engineers [3, 4]:

- `PAPI_num_counters` – get the number of hardware counters available on the system;
- `PAPI_flops` – simplified call to get Mflops/s (floating point operation rate), real and processor time;
- `PAPI_ipc` – gets instructions per cycle, real and processor time;
- `PAPI_accum_counters` – add current counts to array and reset counters;
- `PAPI_read_counters` – copy current counts to array and reset counters;
- `PAPI_start_counters` – start counting hardware events;
- `PAPI_stop_counters` – stop counters and return current counts.

The following is a simple code example of using the high-level API [3, 4]:

```
#include <papi.h>

#define NUM_FLOPS 10000
#define NUM_EVENTS 1

int main(){
  int Events[NUM_EVENTS] = {PAPI_TOT_INS};
  long_long values[NUM_EVENTS];

  /* Start counting events */
  if (PAPI_start_counters(Events, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  do_some_work();

  /* Read the counters */
  if (PAPI_read_counters(values, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  printf("After reading the counters: %lld\n",values[0]);

  do_some_work();

  /* Add the counters */
  if (PAPI_accum_counters(values, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  printf("After adding the counters: %lld\n", values[0]);

  do_some_work();

  /* Stop counting events */
  if (PAPI_stop_counters(values, NUM_EVENTS) != PAPI_OK)
    handle_error(1);

  printf("After stopping the counters: %lld\n", values[0]);
}
```

Possible output:

```
After reading the counters: 441027
After adding the counters: 891959
After stopping the counters: 443994
```

The fully programmable low-level interface provides more sophisticated options for controlling the counters, such as setting thresholds for interrupt on overflow, as well as access to all native counting modes and events. Such interface is intended for third-party tool writers or users with more sophisticated needs.

The PAPI specification also provides access to the most accurate timers available on the platform in use. These timers can be used to obtain both real and virtual time on each supported platform: the real time clock runs all the time (e.g., a wall clock), while the virtual time clock runs only when the processor is running in user mode.

In the following code example, `PAPI_get_real_cyc()` and `PAPI_get_real_usec()` are used to obtain the real time it takes to create an event set in clock cycles and in microseconds, respectively [3, 4]:

```
#include <papi.h>

int main(){
  long long start_cycles, end_cycles, start_usec, end_usec;
  int EventSet = PAPI_NULL;

  if (PAPI_library_init(PAPI_VER_CURRENT) != PAPI_VER_CURRENT)
    exit(1);

  /*Create an EventSet */
  if (PAPI_create_eventset(&EventSet) != PAPI_OK)
    exit(1);

  /* Gets the starting time in clock cycles */
  start_cycles = PAPI_get_real_cyc();

  /* Gets the starting time in microseconds */
  start_usec = PAPI_get_real_usec();

  do_some_work();

  /* Gets the ending time in clock cycles */
  end_cycles = PAPI_get_real_cyc();

  /* Gets the ending time in microseconds */
  end_usec = PAPI_get_real_usec();

  printf("Wall clock cycles: %lld\n", end_cycles - start_cycles);
  prinf("Wall clock time in microseconds: %lld\n", end_usec - start_usec);
}
```

Possible output:

```
Wall clock cycles: 100173
Wall clock time in microseconds: 136
```