The very first step our team took was to divide the entire circuit into a few subparts. After careful analysis, the circuit was split into three major parts: The bias circuit, the folded cascode stage, and the common source stage. The gain was entirely determined by the folded cascode and the CS stages. And the bias circuit acted like a voltage and current source that was used to bias the folded cascode stage and the common source stage.


Our team put our focus on the folded cascode and common source stages first. The role of the bias circuits was replaced by a bunch of ideal voltage sources first. We first calculated some node voltages that required the bias voltage sources such as the nodes between M4a and M4b, the node between M5a and M5b, and the node between M6a and M6b. We assumed some appropriate overdrive voltages for the transistors and calculated some other key node voltages with the knowns. We also picked a value in the input common mode range to run the nominal test. We did not expect a large gain as the large gain would mess up the unity bandwidth. Since the folded cascode tended to provide more gain, our team split the gain to 50dB for the folded cascode stage and 20 dB for the CS stage to reach the requirement of 70dB.

Next we tried to locate the positions of the dominant pole and non-dominant pole to meet the constraints of the phase margin, gain margin, and unity gain bandwidth. We tried to push the dominant pole as close as to the imaginary axis and we also know that the frequency of the non-dominant pole is much larger than the dominant pole. Another insight was that Cc will give a rise to the zero so that a means to mitigate the zero's effect is necessary. We can either push the zero further away to the infinity or we can cancel out the zero with the non-dominant pole, the one who has a major effect on phase margin, by determining the value of the Rc.


For the design of the bias circuit, our team decides to construct the circuit from right to left towards the constant gm part. We set the current quite small in order to meet the power constraint. The key parts in the bias circuit were the nodes that led to bias the folded cascode and CS circuits. Our main goal here was to set those nodes to the voltages that we were used to bias the folded cascode and CS circuit so that those stages could function properly just as we used the ideal voltage sources to bias them. We also noticed that since most of the transistors in the bias circuit were either current mirrors and diodes connected, they should all be in saturation except for Mb5b and Mb14b. Also we kept m<20 in the constant gm circuit. Another crucial step was to first estimate the gate voltage between Mb8 and Mb11 and bias that node to fulfill the desired node voltages at Mb6 and Mb15 which biased the two stages. So what we needed to do was to construct a constant gm circuit that can provide a voltage at the gate Mb3 that led to the node between Mb8 and Mb11 so that the same results could be obtained.

# Schematic of our final design with component values


# Size of two stages amplifier




### Size of bias circuit



## Operation point of two stages amplifier



### Operation point of bias circuit



```
Calculation
             part
   Some technology parameters:
    Kn' = 260M Ha 325m
                                  入=0.1
    Kp' = 50M (VEP) = 383m
   if we consider backgate affect, ven and vep will increase, so we assume:
     Vtn = 400m, Vtp = 450m.
  he gain of folded raxade:
   Rout= rosb (itgmsbroup > 11 vobb (Itgmb (ro76/1/Voxb)) if gmro >>1
  We have Rout = griss rosbroub 11 gm66 robb ( vorbl1 rosb))
    Au= 9m3 Rout
  The gain of CS:
      Au = Jmg (ros 1/ rog )
   First, we analyzed the folded cascode and determine the bias coltages where
  he put the ideal voltage sources at.
   For Man, b in saturation, we first set Vgs = Vent = 080 and vars = 0.150 to
  make MI, M2 easier in saturation.
       Vov3 = VS3 - 0.8 - VEP
          V53 = Vov3+1,25 = 1.40. = VD2
  For Mz, get Var = 0-2V, Vsoz = 02V.
                                                         I then chose these
      Vs2 = 0-2+Vp2=1.6V=Vo,
                                                         three voltages to bias
    VG2 = V52 - Var - Up = 1.6-02 - 0.45 = 0.95 V
 For Mi: assume Vov1=0.2V, Vsp =0.2V.
                                                        the folded cascode and CS.
      VS1 = 0.2+VD1 = 1.8 V.
      Vai = 1.8- 22-445 = 1.15x
  For Mr. Vgr = u95V. assume vous=a.2V.
   set 1805 = 0.95V this is also the sate voltage of Ma.
 also the gate of My Voy= 0.95- 0. 4=0.55 V.
  1057 > Vary 100 1 Vot = VS6 > Vov = 0.55V
                        I chose 46 = 0.6 V.
For Mb: Vov;=0.2V
     Ug- Vs6, - Ven=0.2
           196 - Vz=0.6V.
             Vg1 = [.2V
```

(c: Gen=Wc= 9m3 Cc. 108.27c= 300m Cc Frequency analysis. For Mq: Vov = Vq = 0.98-0.4 = 0.55 V achieve the Unity GBW 2100 MH8 we have:  $V_c = W_{pi}Av$   $V_c = V_{pi}Av$   $V_c = V_c + V_c$   $V_c = V_c$   $V_c$ The total gain of this circuit is 70dB = 3162 To achieve the Unity GBW 2100 MH8 we have: we know fips is much larger than fp, so let's assume it to be 10842 We also have  $\frac{gmq}{C_1} \Rightarrow 108 = \frac{gmq}{5x15^{12}} \Rightarrow gmq = 5x15^{-4}$   $18 = 19 = \frac{gmq \, Vovq}{2} = 1.375 \, x15^{-4} A = 137.5 \, x1A.$ ( ) = 137.5 x2 = 3.5. GSume Vorp=0.2V ( ) = 137.5 x2 = 137.5 For folded Cascode. Au = gm3 Reg Req = 9msb rosb rosb 11 9mabro 66 (rosb/1 rosb)
= 21t / 1 . 1 / 2k / 1/2 / 1/2 / 23)
= Vovs 21s / 1/2 / Vovb / 1/2 ( 1/2 / 1/2 ) assuming Vovs = Vovb = 0.20.  $A_{V} = \frac{2}{V_{ov_{1}}\lambda^{2}(2l_{5}+2l_{3})}$   $V_{ov_{5}}\frac{2}{V_{ov_{5}}\lambda^{2}(2l_{5}+2l_{3})}$ where Vous=4150, Vovs=0-20, 1=0.4 (nmos ) is larger than (Assume 2426 = 10M, I3 = 30M, I7 = 10+30=40M, I1, > = 80M. the actual values are  $\hat{j}^{M}4.5.6 = \frac{21}{V_{oV}} = 100 M (\frac{W}{L})_{415} = 10 = \frac{215M}{250N}$  $\int_{0}^{\infty} A_{1} \cdot 5 \cdot b = V_{0}V$   $\int_{0}^{\infty$  $gm_8 = \frac{21}{V_{00}} = 1-375m$ .  $(\frac{w}{1}, 7_{21}) = 60 = \frac{15M}{250m}$ . gma = 21 = 500M.

Bias circuit: We decided to the bias circuit from right to left. Notice that the current through Ms / Mu/ M, are all mirrored from the current through Mbq with different in factors. So I set the current through Mb12, Mb13 to ba 40mA in order to keep the power Small. The final Iq.8 I got from my CS stage is 144MA, So for Z=40MA for Mbs., I should make I Smaller assuming you is the same with the value of 0.2V. Mas, Mas is (40 1 2) 8 = 5.56M and for Mbrea, and Mst., since they are now with larger kn', I set their ( to be In for Convenience reason. I also keep (-) b46 as im notice it is in triode. for Mbq, bio, bit Initially Isot the current the same as so mA. So. I got ( ) g/10 = sistem and ( ) 11 = in . The key part here is to calculate a bias voltage between gate of Mb8 and Mb11 ( ) 66,55 2500 ( ) 28,7 2500. ( = ) 650, 166 = 2.7M For Mbin: Vg- 0-04=0.2 So I bias this gate with 0.6 V. for now., Here I tried to make the node between M66, M610 to be 0.950 and the gate of M615 = 1.20. with only one bias - Mb11 sowce at gate of Mois, 12, 9 = 1.150. Next step is to construct Constant gm. which achieve the node Voltage between M63,4 =0.6U. tritially I assume current is 40mA. I chose m=4 Id = Vovb (1- 14) where vws = 02 Id = Jkn' W Vor L = 100 12 nse ( ) by = 44 So that ( soon ) Then I did dc sweep out that node to select a (E) 63,4 to provide a 0.60 voltage at gate of Mos. 4. (E) 63,4 = FU After everything was set, I put all parts to gether and discard the NEW ideal voltage source and towak around the (2) of all transistors to achieve the requirement of all vov>19mV and achieve the gate of Meg, 12, 13 to have 1450, gate of Mobilo to have 0.950, and gate of Mhs to have 1.2U.

Power dissipation: P=I.V = (137.5+10x2+60+40x5.+80) ×10 ×1.8 = 895 MW. << 2.5mw

Some key parameter comparison:

1		
Parameters:	Hond Calculations	SPICE Values:
L8,9	1375M	1-21/18M
L4,5,6	IOM	7.624 M
11	40 M	55.3M
13	30M	47.67M
Z <sub>1,2</sub>	60 M	9534M.
gma	SOOM	699.7M
g mg	1. 375m	1.715m
g m z	145 M	172 M
9m A.5,6	100 M	56.9 M. 78.47M. 70.08M
gm3	300 M	MLIE
gm1,2	200 M	496M 408M
Cc	477 F	477.FF
Rc	23 ks	26 km
Power Dissipation	895MW.	982.2MW
	B 14-7/11	


Reasons of Discrepancies:
For currents, the discrepancies were actually quite small. The reason that these idiscrepancies exist might be in reality, Id are actually experiencying CLM while when I first estimated the values I did not take that into account for convenience. And gon values are little off because first Is care different and second, vov are not the ones we assumed.

Re le are adjusted to meet phase margin I gain margin requirements but

Rc, Cc are adjusted to neet phase margin / gain margin requirements but overall are constant. Power is little bit more because the actual currents amount is larger because of CLM.


#### Bode plot simulation results

#### Gain and Phase Margin




## Phase Margin by calculation: 73.4 degree(approximately the same)

#### DC gain



Transient simulation results for a 10 µVpp sinusoid at 20 kHz.



Result of Test Bench showing Unity Gain Bandwidth and Power.

Outputs					
Name/Signal/Expr		Value	Plot	Save	
2	Gain Margin	-16.51	<b>~</b>		
3	Phase Margin	71.45	<b>✓</b>		
4	Unit gain BW	200.7M	<b>~</b>		
5	Phasd	wave	<b>✓</b>		
6	dc gain	70.35	<b>~</b>		
7	power	982.2u	<b>~</b>	<b>✓</b>	

#### Conclusion:

This is definitely a challenging project for us but also a valuable experience especially for those who later would go into the industry.

We have learned tons of useful information and steps that are required for solving such a practical problem. First of all, we have learned that before starting to solve a problem, we should first divide the problem into small blocks and decide which parts should be our priority and most critical. On the top of that, we have learned how to integrate the knowledge we learned from the lectures and homework into solving this project. We now know how to make proper and educated estimations to give us a starting point to solve an intricate circuit. The most challenging part came when we tried to determine the current ratio between I3 and I5. We kept getting the wrong results until we found out that lambda actually made a huge impact on the results. From this experience, we learned that any small seemingly trivial values can make a huge difference. We basically need to take anything into consideration. We also gain a deeper understanding on poles and zeros and how they impact the design.