

Chapter 5

Computer Architecture

These slides support chapter 5 of the book

The Elements of Computing Systems

By Noam Nisan and Shimon Schocken

MIT Press

Usage Notice

You are welcome to use this presentation, or any part of it, in Nand to Tetris courses, or in other courses, as you see fit.

Usage is free provided that it supports instruction in an educational, non-profit setting.

Feel free to use the slides as-is, or modify them as needed.

We'll appreciate it if you will give credit somewhere to Nand to Tetris, and put a reference to www.nand2tetris.org

You are welcome to remove this slide from the presentation. If you make extensive changes to the slides, you can remove the copyright notice also.

Happy teaching!

Noam Nisam / Shimon Schocken

Computer Architecture: lecture plan

- Von Neumann Architecture
 - Fetch-Execute Cycle
 - The Hack CPU
 - The Hack Computer
 - Project 5 Overview

Universality

Same hardware can run many different software programs

Theory





Alan Turing:
Universal Turing Machine


Practice





John Von Nuemann:
Stored Program Computer

















Nand to Tetris / www.nand2tetris.org / Chapter 5 / Copyright © Noam Nisan and Shimon Schocken






Slide 12



Slide 13



Computer Architecture: lecture plan

- ✓ Von Neumann Architecture
- Fetch-Execute Cycle
 - The Hack CPU
 - The Hack Computer
 - Project 5 Overview


Basic CPU loop

Repeat:

- *Fetch* an instruction from the program memory
- *Execute* the instruction.

Fetching

- Put the location of the next instruction in the Memory *address* input
- Get the instruction code by reading the contents at that Memory location




Executing

- The instruction code specifies "what to do"
 - Which arithmetic or logical instruction to execute
 - Which memory address to access (for read / write)
 - □ If / where to jump
 - **-** ...


different subsets of the instruction bits control different aspects of the operation

- Executing the instruction involves:
 - accessing registersand / or:
 - accessing the data memory.




Fetch – Execute

Memory







Fetch – Execute




Fetch – Execute clash




Fetch – Execute clash




Solution: multiplex




Solution: multiplex




Solution: multiplex, using an instruction register



Solution: multiplex, using an instruction register



Solution: multiplex, using an instruction register



Simpler solution: separate memory units

<u>Variant of von Neumann Architecture</u> (used by the Hack computer):

Two physically separate memory units:

```
    Instruction memory
    Each can be addressed and manipulated seperately, and simultaneously
```

Simpler solution: separate memory units

<u>Variant of von Neumann Architecture</u> (used by the Hack computer):

Two physically separate memory units:

- Instruction memory
 Data memory
 Data memory


 Each can be addressed and manipulated seperately, and simultaneously
- Advantage:
 - Complication avoided
- Disadvantage:
 - Two memory chips instead of one
 - □ The size of the two chips is fixed.

Sometmes called "Harvard Architecture"

Computer Architecture: lecture plan

- ✓ Von Neumann Architecture
- ✓ Fetch-Execute Cycle
- The Hack CPU
 - The Hack Computer
 - Project 5 Overview

Hack computer



Hack CPU

Computer System CPU instruction data out **ALU** instruction data output input memory memory address data in of next instruction D register A register


<u>Hack CPU:</u> A 16-bit processor, designed to:

• Execute the current instruction: dataOut = instruction(dataIn)


PC

• Figure out which instruction to execute next.


Hack CPU Interface




Hack CPU Interface




Hack CPU Interface




Hack CPU Interface





Hack CPU Interface




Hack CPU Interface









Nand to Tetris / www.nand2tetris.org / Chapter 5 / Copyright © Noam Nisan and Shimon Schocken




CPU operation





CPU operation: instruction handling



CPU operation: instruction handling










CPU handling of an A-instruction:

- Decodes the instruction into:
 - □ op-code
 - □ 15-bit value
- Stores the value in the A-register
- Outputs the value (not shown in this diagram).


CPU operation: instruction handling







- Decodes the instruction bits into:
 - Op-code
 - ALU control bits
 - Destination load bits
 - Jump bits
- Routes these bits to their chip-part destinations
- The chip-parts (most notably, the ALU) execute the instruction.




ALU data inputs:

- Input 1: from the D-register
- Input 2: from either:
 - □ A-register, or
 - □ data memory


ALU control inputs:

• control bits (from the instruction)




ALU data output:

- Result of ALU calculation
- Fed simultaneously to: D-register, A-register, data memory
- Which destination *actually* commits to the ALU output is determined by the instruction's destination bits.




ALU control outputs:


- is the output negative?
- is the output zero?





- The computer is loaded with some program;
- Pushing reset causes the program to start running.





PC operation (abstraction)

Emits the address of the next instruction:

 \Box restart: PC = 0

□ <u>no jump:</u> PC++


□ goto: PC=A

□ conditional goto: if (condition) PC = A else PC++

address of next instruction


if (load == 1) PC = A // jump

else



Nand to Tetris / www.nand2tetris.org / Chapter 5 / Copyright © Noam Nisan and Shimon Schocken

PC++ // next instruction



That's It!

Computer Architecture: lecture plan










• Project 5 Overview

Hack Computer




Abstraction:

A computer capable of running programs written in the Hack machine language


Implementation:

Built from the Hack chip-set.

Hack CPU



Hack CPU




CPU abstraction:

Executes a Hack instruction and figures out which instruction to execute next


CPU Implementation:

Discussed before.


Hack Computer



Memory




Memory: abstraction




- □ Address 0 to 16383: data memory
- □ Address 16384 to 24575: screen memory map
- □ Address 24576: keyboard memory map

Memory: implementation




- □ Address 0 to 16383: data memory
- □ Address 16384 to 24575: screen memory map
- □ Address 24576: keyboard memory map




The Hack RAM is realized by the RAM16K chip implemented in project 3.


Screen



Screen memory map




Screen




- The Hack screen is realized by a built-in chip named Screen
- Screen: a regular RAM + display output side-effect.

Keyboard



Keyboard memory map



The Keyboard chip emits the scan-code of the currently pressed key, or 0 if no key is pressed.

The Hack character set

key	code
(space)	32
!	33
"	34
#	35
\$	36
%	37
&	38
c	39
(40
)	41
*	42
+	43
,	44
-	45
•	46
/	47

code
48
49
•••
57

•	58
;	59
<	60
=	61
>	62
?	63
@	64

key	code
Α	65
В	66
С	
•••	
Z	90

[91
/	92
]	93
۸	94
_	95
`	96


key	code
a	97
b	98
С	99
Z	122

{	123
	124
}	125
?	126

key	code
newline	128
backspace	129
left arrow	130
up arrow	131
right arrow	132
down arrow	133
home	134
end	135
Page up	136
Page down	137
insert	138
delete	139
esc	140
f1	141


f12	152

Keyboard



- Realized by a built-in chip named Keyboard
- Keyboard: A read-only 16-bit register + a keyboard input side-effect.


Memory implementation




<u>Implementation outline:</u>

- Uses the three chip-parts RAM16K, Screen, and Keyboard (as just described)
- Routes the address input to the correct address input of the relevant chip-part.


Hack Computer







To run a program on the Hack computer:

- □ Load the program into the Instruction Memory
- □ Press "reset"
- □ The program starts running.






Loading a program into the Instruction Memory:





Loading a program into the Instruction Memory:


- Hardware implementation: plug-and-play ROM chips (each comes pre-loaded with a program's code)
- Hardware simulation: programs are stored in text files;
 The simulator's software features a load-program service.





- The Hack Instruction Memory is realized by a built-in chip named ROM32K
- ROM32K: a read-only, 16-bit, 32K RAM chip + program loading side-effect.















That's it!




"We ascribe beauty to that which is simple; which has no superfluous parts; which exactly answers its end; which stands related to all things; which is the mean of many extremes."

-- Ralph Waldo Emerson

Computer Architecture: lecture plan









✓ The Hack Computer

Project 5 Overview


Hardware organization: a hierarchy of chip parts




Hardware projects




Project 5: building the Hack Computer




Abstraction




Implementation



CPU Abstraction



CPU Implementation



<u>Implementation tips:</u>

- Chip-parts: Mux16, ARegister, DRegister, PC, ALU, ...
- <u>Control</u>: use HDL subscripting to parse and route the instruction bits to the control bits of the relevant chip-parts.

CPU Implementation

CPU.hdl


```
inM -
/**
                                                                 CPU
 * The Central Processing unit (CPU).
                                                 instruction —
 * Consists of an ALU and a set of registers,
 * designed to fetch and execute instructions
 * written in the Hack machine language.
*/
CHIP CPU {
  IN
     inM[16], // value of M = RAM[A]
      instruction[16], // Instruction for execution
      reset;
                      // Signals whether to re-start the current program
                      // (reset == 1) or continue executing the current
                      // program (reset == 0).
    OUT
      outM[16]  // value to write into M = RAM[A]
                     // Write into M?
      writeM,
      addressM[15], // RAM address (of M)
      pc[15];
                     // ROM address (of next instruction)
    PARTS:
    // Put you code here:
```

outM


writeM

рс


addressM




Memory implementation



Memory implementation





• Route the address input to the correct address input of the relevant chip-part.



<u>Implementation tip:</u>

Use the built-in ROM32K chip.





Computer.hdl

Project 5 resources



Home Prerequisites

Syllabus

Course

Book

Software

Terms

Papers

Talks Cool Stuff

About

Team

Q&A

Project 5: Computer Architecture

Background

In previous projects we've built the computer's basic *processing* and *storage* devices (*ALU* and *RAM*, respectively). In this project we will put everything together, yielding the complete *Hack Hardware Platform*. The result will be a general-purpose computer that can run any program that you fancy.

Objective

Complete the construction of the Hack CPU and computer platform, leading up to the top-most Computer chip.

Chips

Chip (HDL)	Description	Testing
Memory.hdl	Entire RAM address space	Test this chip using Memory.tst and Memory.cmp
CPU.hdl	The Hack CPU	Recommended test files: CPU.tst and CPU.cmp. Alternative test files (less thorough but do not require using the built-in DRegister): CPU-external.tst and CPU-external.cmp.
Computer.hdl	The platform's top-most chip	Test by running some Hack programs on the constructed chip. See more instructions below.

All the necessary project 5 files are available in:

nand2tetris/projects/05

Nand to Tetris / www

More resources

- HDL Survival Guide
- Hardware Simulator Tutorial
- nand2tetris Q&A forum



All available in: www.nand2tetris.org

Best practice advice

- Try to implement the chips in the given order
- Strive to use as few chip-parts as possible
- You will have to use chips that you've implemented in previous projects
- The best practice is to use their built-in versions.

Computer Architecture: lecture plan







✓ The Hack Computer

✓ Project 5 Overview



Chapter 5

Computer Architecture

These slides support chapter 5 of the book

The Elements of Computing Systems

By Noam Nisan and Shimon Schocken

MIT Press