

[illegible]

Float 4.05 V (R14/R15): FULLCHG_EN -> 4.20 V full-charge mode
 $I_{CHG} = 1.0 \text{ A}$ (R16): $R17 = \text{NCP18KH103}$ on the holder, 0.45 C window
 Charges only on the 15 V contract (UVLO 11.2 V): runs with no cell.

[illegible][illegible][illegible]

One page, laid out like blockDiagram.draw()l: power flows left, MCU centre, peripherals right. Power paths and MCU buses (SPI, I2S, MCPWM, encoder) are drawn as wires: GND / +3V3 / +5V taps and named labels connect by name (same name = same net). Off-board parts (SD card, sensors, speaker, wake-LED strips, knob, radio toggle, etc) enter via connectors J1...J11 / 8T1.

Wake COB strips are self-ballasted (12 V, plugged-only): firmware gates their PWM off on battery, ~1 kHz gamma; LED + audio < ~12 W.

D40/D41 = on-PCB dial wash (chain pos 1-2). J12 breaks the chain out for 5 more pixels wired off-board (status row, chain pos 3-7). One RMF data line: AHCT buffer limits 3V5 -> 5V (SK6812 VIH = 0.7VDD = 3.5V).

Layout: D40/D41 = dial wash either side of the shaft. C238/251 one at each pixel! VDD: C237 bulk + R110 + U15 at the chain head, J12 feeds 5 more SK6812 wired off-board in series (chain pos 3-7). same rail.

[illegible]

Schematic diagram of the SPI interface for the J6 module. The J6 module is labeled "J6" and "M4M1-SF-PF-HM5". The SPI mode is specified as "SPI mode: MSB-First, CS active-low, ~25 MHz. No card-detect (no spare GPIO)".

The diagram shows the following connections:

- CS (Chip Select):** Connected to a 3V3 supply through a 10k pull-up resistor (R71).
- SCLK (Serial Clock):** Connected to a 3V3 supply through a 10k pull-up resistor (R70).
- MISO (Master In Slave Out):** Connected to a 3V3 supply through a 10k pull-up resistor (R72).
- MOSI (Master Out Slave In):** Connected to a 3V3 supply through a 10k pull-up resistor (R73).

The J6 module pins are labeled: 1 DAT2, 2 DAT3/CD, 3 CS, 4 MOSI, 5 CLK, 6 VSS, 7 DAT0, 8 DAT1, 9 DET_A, 10 DET_B. The module also has a SHIELD pin and a GND pin.

Layout: C222/C223 at the J6 VDD pin

The diagram also shows the layout of the J6 module, with the VDD pin connected to a 3V3 supply through a 100nF capacitor (C222/C223).

[illegible]

Layout: each driver's 100uF+100mF go at its VM pin, the 100uF at the VCC pin.

Pure open-drain microstepping: MCEPAN waveforms on AIN/BIK, PWM/B tie high.
 STEP SLEEP/enable (S041) line at boot -> drivers off. Ensl master goes high.

Tibo Neuron
 Sheet: /
 File: clock.kicad_sch
Title: Wooden Clock - main board
 Size: A1 Date: 2026-07-14
 Rev: 0.2