I I I I I I I I I I I I I I I I I I I	
1 1 THSVNZC	Encoding (little endian)
	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16
ALU (reg,reg)	
	0 0 0 1 1 r4 <u>d4 d3 d2 d1 d0</u> r3 r2 r1 r0
	0 0 0 0 0 0 1 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> r4 r3 r2 r1 0 0 0 0 0 r4 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> r3 r2 r1 r0
	0 0 0 1 0 r4 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> r3 r2 r1 r0
EOR Rd,Rr 1 Bitwise XOR CLR:= EOR Rd,Rd S V N Z 0	0 0 0 0 1 r4 d4 d3 d2 d1 d0 r3 r2 r1 r0
	0 0 1 0 0 r4 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> r3 r2 r1 r0
2: 1:4; 2: 0: 1:4; 2: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0: 0:	0 0 0/1 0 1 r4 d4 d3 d2 d1 d0 r3 r2 r1 r0 0 0 0/1 1 0 r4 d4 d3 d2 d1 d0 r3 r2 r1 r0
	0 0 0/1 1 1 r4 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> r3 r2 r1 r0
MUL Rd,Rs 2 Unsigned multiply Result stored into R1:R0 Z C 1	0 0 1 1 1 r4 <u>d4</u> d3 d2 d1 d0 r3 r2 r1 r0
MULS Rd,Rr 2 Signed multiply Works on R16 and higher (r4=d4=1) Z C 0	0 0 0 0 0 1 0 <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> r3 r2 r1 r0
	0 0 0 0 0 1 1 0 <u>d2 d1</u> <u>d0</u> 0 r2 r1 r0
	0 0 0 0 0 1 1 0 <u>d2 d1 d0</u> 1 r2 r1 r0
FMULS Rd,Rr 2 Fractional Signed multiply 'Fractional' ops shift the result to left by 1 to 2 C 0	0 0 0 0 0 1 1 1 <u>d2 d1 d0</u> 0 r2 r1 r0
FMULSU Rd,Rr 2 Fractional Signed by Unsigned multiply support fixed point 1.7 format Z C 0	0 0 0 0 1 1 1 1 <u>d2 d1 d0</u> 1 r2 r1 r0
ALU (reg, imm)	
	0 1 1 i7 i6 i5 i4 <u>d3 d2 d1 d0</u> i3 i2 i1 i0
OPLRd i 1 Bitwise OR register with imm Works on R16 and higher (d4=1) S V N 7 C 0	1 0 0/1 i7 i6 i5 i4 d3 d2 d1 d0 i3 i2 i1 i0 1 1 0 i7 i6 i5 i4 d3 d2 d1 d0 i3 i2 i1 i0
SER:= LDI Rd, UXFF	1 1 1 i7 i6 i5 i4 d3 d2 d1 d0 i3 i2 i1 i0
	1 1 0 i7 i6 i5 i4 <u>d3 d2 d1</u> <u>d0</u> i3 i2 i1 i0
Works on W.X.Y.Z only (d3=d4=1.d0=0)	0 0 1 0 1 1 0 i5 i4 <u>d2 d1</u> i3 i2 i1 i0 0 0 1 0 1 1 1 i5 i4 <u>d2 d1</u> i3 i2 i1 i0
SBIW Rd,i 2 Subtract imm from a pair of registers ' S V N Z C 1	0 0 1 0 1 1 1 1 i5 i4 <u>d2</u> <u>d1</u> i3 i2 i1 i0
ALU (reg)	
	0 0 1 0 1 0 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> 0 0 1 0 0 0 1 0 1 0 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> 0 0 1 0
	0 0 1 0 1 0 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> 0 0 0 1 0 0 1 0 1 0 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> 0 0 0 0 0
ASR Rd 1 Arithmetic shift right S V N Z C 1	0 0 1 0 1 0 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> 0 1 0 1
	0 0 1 0 1 0 <u>d4 d3 d2 d1 d0</u> 0 1 1 0
DEC.Rd 1 Decrease by 1 S.V.N.7 1	0 0 1 0 1 0 <u>d4</u> <u>d3</u> <u>d2</u> <u>d1</u> <u>d0</u> 0 1 1 1 1 0 0 0 0 1 0 0 1 0 0 0 0 0 0
C flag not affected unlike ADD	0 0 1 0 1 0 <u>d4</u> <u>d3 d2 d1 d0</u> 0 0 1 1
BSET b BCLR b 1 Set/Clear bit in SFLAGS Aliases: (SE[CL](ITHSVNZC] Bit b 1	0 0 1 0 1 0 0 0/1 <u>b2</u> <u>b1</u> <u>b0</u> 1 0 0 0
	1 1 1 0 0/1 d4 d3 d2 d1 d0 0 b2 b1 b0
	1 1 1 1 1 0 d4 d3 d2 d1 d0 0 b2 b1 b0
SBRS Rd, b 1/2/3 Skip instruction if bit in register is set 1	1 1 1 1 1 1 <u>d4 d3 d2 d1 d0</u> 0 b2 b1 b0
Memory load/stores	
LDS Rd, a STS a, Rr 2 Access *(a)	a14 a13 a12 a11 a10 a9 a8 a7 a6 a5 a4 a3 a2 a1 a0
	0 0 1 0 0 0/1 <u>r/d4 r/d3 r/d2 r/d1 r/d0</u> 0 0 0 0 0 0 0 1 0 0 0/1 <u>r/d4 r/d3 r/d2 r/d1 r/d0</u> 1 1 0 0
	0 0 1 0 0 0/1 r/d4 r/d3 r/d2 r/d1 r/d0 1 1 0 0 0 05 0 04 03 0/1 r/d4 r/d3 r/d2 r/d1 r/d0 1 02 01 00
Chack a drisighed o bit value.	0 05 0 04 03 0/1 <u>r/d4 r/d3 r/d2 r/d1 r/d0</u> 0 02 01 00
	0 0 1 0 0 0/1 <u>r/d4</u> <u>r/d3</u> <u>r/d2</u> <u>r/d1</u> <u>r/d0</u> 1 1 0 1
	0 0 1 0 0 0/1 r/d4 r/d3 r/d2 r/d1 r/d0 1 0 0 1 0 0 1 0 0 0/1 r/d4 r/d3 r/d2 r/d1 r/d0 0 0 0 1
	0 0 1 0 0 0/1 r/d4 r/d3 r/d2 r/d1 r/d0 0 0 0 1 0 0 1 0 0 0/1 r/d4 r/d3 r/d2 r/d1 r/d0 1 1 1 0
	0 0 1 0 0 0/1 <u>r/d4</u> <u>r/d3</u> <u>r/d2</u> <u>r/d1</u> <u>r/d0</u> 1 0 1 0
	0 0 1 0 0 0/1 <u>r/d4</u> <u>r/d3</u> <u>r/d2</u> <u>r/d1</u> <u>r/d0</u> 0 0 1 0
DOD Del DUOLI De 0 Des forme to the steels	0 0 4 0 0 0 04 -144 -140 -141 -141 4 4 4 4
	0 0 1 0 0 0/1 <u>r/d4 r/d3 r/d2 r/d1 r/d0 1 1 1 1 1 1 1 1 1 0 0 0/1 1 p4 p3 p2 p1 p0 b2 b1 b0 1 0 0 0 1 1 1 0 0/1 1 p4 p3 p2 p1 p0 b2 b1 b0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</u>
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported 1	
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x20.0x3F) 1 CBI p,b SBI p,b 2 Clear bit in IO port (memory 0x20.0x3F) 1	0 0 1 1 0 0/1 1 <u>p4 p3 p2 p1 p0</u> b2 b1 b0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1 CBI p,b SBI p,b 2 Clear bit in IO port (memory 0x200x3F) 1 IN Rd,p OUT p, Rr 1 Read/write IO port IO ports are memory 0x200x5F 1	0 0 1 1 0 0/1 1 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported 1	0 0 1 1 0 0/1 1 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x20.0x3F) 1 IN Rd,p OUT p, Rr 1 Read/write IO port IO ports are memory 0x20.0x5F 1	0 0 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 1 1 0 0/1 p5 p4 P1
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported 1	0 0 1 1 0 0/1 1 P4 B3 P2 P1 P0 b2 b1 b0 0 0 1 1 1 0 0/1 0 P4 D3 P2 P1 P0 b2 b1 b0 0 1 1 1 0 0/1 0 P4 D3 P2 P1 P0 b2 b1 b0 0 1 1 0 0/1 p5 P4 r/d4 r/d3 r/d2 r/d1 r/d0 P3 P2 P1 P0 0 0 1 0 0 0 d4 d3 d2 d1 d0 0 1 0 0 1 0 0 1 0 0 d4 d3 d2 d1 d0 0 1 0 0 1 0 0 1 0 0 1 0 1 1 1 1 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1 IN Rd,p OUT p, Rr	0 0 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 1 1 0 0/1 p5 p4 P1
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 1 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 1 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 p5 P4 P/4 P4 P3 P2 P1 P0 P1 P0 P1
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1 IN Rd,p OUT p, Rr	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p0 p0 p0 p0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1 IN Rd,p OUT p, Rr 1 Read/write IO port IO ports are memory 0x200x5F 1 IN Rd,z 3 Read PROGMEM(Z) Read PROGMEM(Z) Red PROGMEM(Z) Red PROGMEM(Z) IO ports are memory oxed processed by the processed processed by the processed processed by the processed processed by the processed by t	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d9 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0 0 0 d4 d3 d2 d1 d0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1	0 0 1 1 0 0/1 0 1 1 1 0 0/1 0 1 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x200x3F) 1	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 1 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 1 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p1 p0 p1
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bit in IO port Code Memory 0x200x3F) 1 IN Rd,p OUT p, Rr 1 Read/write IO port IO ports are memory 0x200x5F 1 COde Memory load/flash CCDE Memory load/flash	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d9 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d9 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0 0 0 d4 d3 d2 d1 d0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bit in IO port sare memory 0x200x5F 1	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 1 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 1 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p1 p0 p1
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bit in IO port sare memory 0x200x5F 1	0 0 1 1 0 0/1 0 1 0 0/2 06 05 04 03 02 01 b2 b1 b0 0 0 1 0 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bi	0 0 1 1 0 0/1 0 0 0 0 0 0 0 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bit in IO port in IO port Clear bit in IO port in IO port Clear bit	0 0 1 1 0 0/1 0 0 0 0 0 0 0 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bi	0 0 1 1 1 0 0/1 0 1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 1 0 0/1 0 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 0 0 1 0 0 0 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bi	0 0 1 1 0 0/1 0 1 0 0/1 1 0 0/1 1 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bi	0 0 1 1 1 0 0/1 0 1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 1 0 0/1 0 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 0 0 1 0 0 0 0 0 0 0 0 0
SBIC p,b SBIS p,b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p,b SBI p,b 2 Clear bit in IO port Clear bit IO port Clear bit II Clear bit IO port Clear bit IO port Clear bit IO port Clear bit IO port Clear bit IO port II Clear bit IO port Clear bit IO port II Clear bit IO port II Clear bit IO port II Clear bit IO port IO port IO port IO port Clear bit IO port IO port IO port Clear bit IO port IO port IO port Clear bit IO port IO port IO port Clear bit IO port IO port IO port IO port IO port IO port I	0 0 1 1 0 0/1 0 1 0 0/1 1 0 0/1 1 0 0 0 0
SBIC p,b	0 0 1 1 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0
SBIC p,b	0 0 1 1 0 0 0 44 d3 d2 d1 d0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
SBIC p,b	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 1 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 p0 p0 p1 p0 p0 p1 p0 p0 p1 p0 p0 p1 p0
SBIC p, b	0 0 1 1 1 0 0/1 1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 0 P4 D3 P2 P1 P0 b2 b1 b0 0 0 1 1 1 0 0/1 0 P4 D3 P2 P1 P0 b2 b1 b0 0 1 1 1 0/1 P5 P4 V V P P P P P P P P P P P P P P P P
SBIC p,b	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p1 p0
SBIC p,b	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p1 p0
SBIS p.b SBIS p.b 1/2/3 Skip instruction if bit in IO port is clear/set CBI p.b SBI p.b 2 Clear bit in IO port CBI p.b SBI p.b 2 Clear bit in IO port CRIMIN CRIMIN	0 0 1 1 0 0/1 0 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p4 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 p0 p0 p1 p0 p0 p1 p0 p0 p1 p0 p0 p0 p1 p0 p0 p0 p0 p0 p1 p0
SBIC p.b	0 0 1 1 1 0 0/1 1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 0 P4 D3 P2 P1 P0 b2 b1 b0 0 1 1 1 0/1 P5 P4 r/d4 r/d3 r/d2 r/d1 r/d0 P3 P2 P1 P0 D5 D1 b1 b0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0
SBIC p.b	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 0 1 1 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 P5 P4 P1 P4 P1
SBIC p.b SBI p.b 1/2/3 Skip instruction if bit in IO port is clear/set Only 32 low IO ports supported (memory 0x20.0x6F) 1 1 IN Rd.p OUT p. Rr	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 0 1 1 0 0/1 0 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 P5 P4 P1 P4 P1
SBIC p.b SBI p.b 1/2/3 Skip instruction if bit in IO port is clear/set CRI p.b SBI p.b 2 Clear bit in IO port CRI p.b CRI p.b SBI p.b 2 Clear bit in IO port CRI p.b C	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 1 0 0/1 P5 P4 r/d4 r/d3 r/d2 r/d1 r/d0 P3 P2 P1 P0 D5 P1 P0 P1 P1 P0 P1 P1 P0 P1
SBIC pb SBI p.	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 0 1 1 0 0/1 0 P4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 0 0 0 1 0 0 0 0 0 0 0 0
SBIS_D_b SBIS_D_b 1/2/3 Skip instruction fibit in IO port is clear/set (memory 0x20_0x5f) 1 1 1 1 1 1 1 1 1	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 1 1 0 0/1 P5 P4 r/d4 r/d3 r/d2 r/d1 r/d0 P3 P2 P1 P0 D5 P1 P0 P1 P1 P0 P1 P1 P0 P1 P1 P1 P0 P1
SBIC pb SBI pb 1/23 Skip instruction fibt in 10 port is clear/set Colly 22 (bw I/D ports supported (nemonry 0x20.0x6F) 1 1 1 1 1 1 1 1 1	0 0 1 1 1 0 0/1 1 P4 P3 P2 P1 P0 b2 b1 b0 0 0 0 1 1 0 0/1 0 P4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 b2 b1 b0 0 0 1 1 0 0/1 p5 p4 r/d4 r/d3 r/d2 r/d1 r/d0 p3 p2 p1 p0 p0 p1 p0 0 0 0 1 0 0 0 0 0 0 0 0

					T:0	(0 kis)			
0x48	OCR0B				Timer0	(8 bit) Timer comparator	В		
0x47	OCR0A					Timer comparator	A		
0x46	TCNT0					Timer counter valu			
0x45	TCCR0B	FOC0A Force compare A	FOC0B Force compare B			WGM02 Use OCRA instead		CS (Timer0 clock source - from	n prescaler)
		Toggle OCR0A pin as if compare happened. for non PWM mode	Toggle OCR0B pin as if compare happened. for non PWM mode			of fixed 0xFF TOP When on, the OCR0A can't be used for PWM	0 - stopp	oed 1 - CLK 2 - CLK >> 3 3 - CLK >> 6 6 - T0 (failing edge) 7 - T0 (n	
0x44	TCCR0A	Non PWM:	0A PWM modes:	COM Non PWM:	I0B PWM modes:			WGM01 Non PWM modes :	WGM00 1 - Fast PWM mode
		0 - disconnected 1 - toggle on match	0 - disconnected 1 - disconnected	0 - disconnected 1 - toggle on match	0-disconnected 1-disconnected			* OCR0X update immediate * OCR0X pins update at overflow:	* Clear pin on compare * Set pin on TOP
		2 - clear on match 3 - set on match	toggle on match if WGM02=1 2 - normal PWM	2 - clear on match 3 - set on match	2-normal PWM 3-inverse PWM			0 - Normal (only when WGM02 == 0)	* OCR0X regs update/TOV at TOP
		3 - Set on mater	not useful when WGM02=1 3 - inverse PWM not useful when WGM02=1	3 - Set Off Match	5-mverse r vvivi			2 - CTC (only when WGM02 == 1)	3 - PWM, Phase correct * Up/Down counting * OCROX regs update/TOV at TOP * Pin clear at OCROX when upcounting * Pin set at OCROX when down counting
0x6E	TIMSK0						OCIEnB Interrupt when OCF0B == 1	OCIENA Interrupt when OCF0A == 1	TOIEn Interrupt when TOV0 == 1
0x35	TIFR0						OCF0B Comparator B	OCF0A Comparator A match interrupt flag	TOV0 Overflow interrupt flag
							match interrupt flag Auto cleared by ISR	Auto cleared by ISR Can trigger ADC	Auto cleared by ISR Can trigger ADC
					Timer1/3	3 (16 bit)			
0x(8,9)(C,D) 0x(8,9)(A,B)						ner 1/3 comparator C ner 1/3 comparator B	· · · · · · · · · · · · · · · · · · ·		
0x(8,9)(8,9)	OCRnAL/H				Tim	er 1/3 comparator A	(16 bit)		
0x(8,9)(6,7)	ICRnL/H				Inp	used as TOP value in out capture value 1/3	(16 bit)		
, ,				Will stor		also used as TOP in sounter value at the mo	ome modes ment of the input captur	e event	
0x(8,9)(4,5)	TCNT1L/H					imer counter value (
0x82/0x92	TCCR1C	FOCnA Force compare A	FOC1B (timer1) Force compare B	FOC1C (timer1) Force compare C					
		Toggle OCRnA pin as if compare happened. for non PWM mode	Toggle OCR1B pin as if compare happened. for non PWM mode	Toggle OCR1C pin as if compare happened. for non PWM mode					
0x81/0x91	TCCR1B	ICNCn	ICESn Input capture edge select:		WGMn3	WGMn2	0 -4	CSn (Timer1/3 clock source selector - 1 ped 1 - CLK 2 - CLK >> 3 3 - CLK >> 6	
		Enable input Capture Noise Canceler	0 - failing edge 1 - rising edge			its of WGMn		6 - T1 (failing edge, timer1 only) 7 - T1 (r	ising edge, timer1 only)
0x80/0x90	TCCR1A	COM Non PWM:	nA PWM modes:	COMnB (tim	ner 1 only)		timer 1 only) as COMnB	Non PWM:	/GMn Phase correct PWM
		0 - disconnected 1 - toggle on match	0 - disconnected 1 - disconnected	0 - disconnected 1 - toggle on match				* OCRnX reg update immediate * Pin toggle/clear/set on compare	* Up/Down counting * OCRnX regs update/TOV at TOP
		2 - clear on match 3 - set on match	(or toggle on match for PWM modes that	2 - clear on match 3 - set on match				timer overflows at 0xFFFF 12/4 -timer overflows at ICRn/OCRnA	* Pin clear at OCRnX when upcounting * Pin set at OCRnX when down counting
			use ICRn or OCRnA) 2 - normal PWM	PWM modes:				Fast PWM modes:	1/2/3 - TOP at 0xFF/0x1FF/ 0x3FF 10/11 - TOP at ICRn / OCRnA
			(not useful for modes that use OCRnA as TOP)	0 - disconnected 1 - disconnected				* Clear pin on compare * Set pin on TOP	Phase and frequency correct PWM
			3 - inverse PWM (not useful for modes	2 - normal PWM 3 - inverse PWM				* OCRnX regs update/TOV at TOP 5/6/7 - TOP at 0xFF/ 0x1FF/ 0x3FF	* Up/Down counting * OCRnX regs update/TOV at 0,
			that use OCRnA as TOP)					14/15 - TOP at ICRn / OCRnA	* Pin clear at OCRnX when upcounting, * Pin set at OCRnX when downcounting 8/9 - TOP at ICRn / OCRnA
0x6F/0x71	TIMSK1/3			ICIEn Interrupt when		OCIEnC Interrupt when	OCIEnB Interrupt when	OCIEnA Interrupt when	TOIEn Interrupt when
000/000	TIED4/0			ICFn== 1		OCFnC == 1	OCFnB == 1	OCFnA== 1	TOVn == 1
0x36/0x38	TIFR1/3			Timer 1/3 Input		OCFnC	OCFnB Timer 1/3 B match	OCFnA	TOVn
				capture interrupt flag Auto cleared by ISR can trigger ADC		Timer 1/3 C match interrupt flag Auto cleared by ISR	interrupt flag	Timer 1/3 A match interrupt flag Auto cleared by ISR	Timer 1/3 overflow interrupt flag Auto cleared by ISR Can trigger ADC
					oit, can be feed fro	om up to 96Mhz inter	nal PLL)		
0xD4	DT4	Delevi delev	DT4H	\			Datawaisia	DT4L	- deals and -
0xD2	OCR4D	Delay rising e	dge of OCnX by (DT4H << DTPS) timer clock cycles	Timer compara	tor D (2/3 high bits rea		g edge of ~OCnX by (DT4H << DTPS) time	r clock cycles
0xD1 0xD0	OCR4C OCR4B					alue (2 high bits read/			
0xCF	OCR4A					tor B (2/3 high bits rea tor A (2/3 high bits rea			
0xC4	TCCR4E	TLOCK4	ENHC4			Enable hits for each I		C40E mode to allow sofware to switch them or	a the fly
		Lock timer registers	11 Bit comparator mode. Bit 0 in the comparator registers			liable bits for each i	VIIII Gatpat III I VIIIIG	Thought to allow sorware to switch them of	i die ny
		Delay update of al comparator internal registers till this bit is clear	selects clock phase of the timer clock (0/1 - event on rising/falling	Enable PWM6 output on OCR4D	Enable PWM6 output on ~OCR4D	Enable PWM6 output on OCR4B	Enable PWM6 output on ~OCR4B	Enable PWM6 output on OCR4A	Enable PWM6 output on ~OCR4A
000	TOODAD	EDIE 4	edge of timer clock)	EDNO.4		FDAGA	FDF4		10114
0xC3	TCCR4D	FPIE4	FPEN4	FPNC4	FPES4	FPAC4	FPF4	0 - Fast PWM	/GM4 2 - PWM6 / Single Slope
					Interrupt	Fault protection		* Clear pin on compare * Set pin on TOP (OCR4C)	* same as Fast PWM, but all 6 outputs synced to comparator A
		Interrupt when FPF4 == 1	When fault protection source is	Enable Fault protection noise	polarity of fault protection	trigger source: 0 - INTO	Fault protection interrupt flag	* OCR4X load/TOV on TOP	(which is controlled by COM4A) every output can be disabled using OC4OE
			triggered will stop the timer, and disconnect all its PWM outputs	(debouncer)	interrupt: 0 - failing edge	1 - Analog comparator	Auto cleared by ISR	Phase and frequency correct PWM Up/Down counting OCRnX regs update/TOV at 0,	3 - PWM6 / Dual slope
					1 - rising edge			* Pin clear OCRnX when upcounting,	* same as Phase and freq correct PWM, but all 6 outputs synced to comparator A
0xC2	TCCR4C	COM	IAS	COM	4BS	co	DM4D	* Pin set at OCRnX when downcounting FOC4D	every output can be disabled using OC4OE PWM4D
						Comparator mod	le for D comparator	Force compare D Toggle OCR4D pin as if compare	PWM mode for D comparator
		COM4A s	snadow	COM4B s	snadow	Same as COM4A modes and	but without PWM6 I for OC4D pin	happened. for non PWM mode	Same as PWM4A but for D comparator See PWM4A for description
0xC1	TCCR4B	PWM4X	PSR4	DTP	S4			CS4	
		Invert PWM outputs When set , ~OC4x and	Reset timer4 prescaler	Dead time pre				Timer4 clock prescaler: 0 - Timer stopped	
		~OC4X are inverted (after dead time generator)	·	See DT4H/DT4L				otherwise - (T4CLK >> (CS4-1)) 4CLK is either system clock or output of the	
0xC0	TCCR4A	COM PWM modes (0,1):	4A PWM6 modes:	сом	14B	FOC4A	FOC4B	PWM4A Enable PWM mode for comparator A	PWM4B
		0 - all outputs disconnected 1 - normal PWM on OC4A pin,	0 - all outputs disconnected 1 - normal PWM on all 3 OC4X					When PWM mode is disabled for comp A, using this bit, the COM4A bits behave	
		inverted PWM on ~OC4A pin 2 - normal PWM on OC4A	pins and inverted PWM on all 3 ~OC4X pins	Comparator mode		Force compare A Toggle OCR4A pin	Force compare B Toggle OCR4B pin as	this way: 0 - all outputs disconnected	PWM mode for comparator B
		3 - inverted PWM on OC4A	2 - normal PWM on all 6 pins 3 - inverted PWM on all 6 pins)	Same as COM4A b modes and fo	or OC4B pin	as if compare happened.	if compare happened. for non PWM mode	1 - toggle OC4A pin on compare 2 - clear OC4A pin on compare	Same as PWM4A but for B comparator See PWM4A for description
			on an o pins)			for non PWM mode		3 - set OCR4A pin on compare corresponding OCRnA register is not	
0xBF	TC4H				1			buffered. ~OCR4A pin can't be used	poletore
0xBF	TCNT4		I	I		ner counter value (lo		High part of all 10/11 bit re	y a 1 5
0x72	TIMSK4	OCIE4D	OCIE4A	OCIE4B	(2 hi	gh bits read/write usin	g TC4H) TOIE4		
		Interrupt when OCF4D == 1	Interrupt when OCF4A == 1	Interrupt when OCF4B== 1			Interrupt when TOV4== 1		
0x39	TIFR4	OCF4D == 1	OCF4A == 1	OCF4B			TOV4		
		Comparator D interrupt flag Auto cleared by ISR	Comparator A interrupt flag Auto cleared by ISR	Comparator B interrupt flag			Overflow interrupt flag		
1		Can trigger ADC	Can trigger ADC	Auto cleared by ISR Can trigger ADC			Auto cleared by ISR Can trigger ADC		

0x2B 0x2A	PORTD	I	.c poit 2 (<u>most interrupte</u>) <u>ize, g</u>			ort at For input: 0 - hiZ, 1 - pullup	enabled)	,	
	DDRD			PORTD		ta direction (input/output))	enabled)		
0x29	PIND			PIND (F		Write 1 to toggle the output value of	of the pin)		
		TO	T1	XCK1	ICP1	INT3	INT2	INT1	INT0
		Timer 0 clock input The clock should be less that	Timer 1 clock input The clock should be less that CPU	Clock input/output for USART sync/SPI	Timer 1 Input capture pin (ICP3 is on PORTC)		Interrupt pi	ins. 0-3	
		CPU clock / 2	clock / 2	mode.	(ICF3 IS OIL FORTC)	TVD4 (tt)	RXD1	SDA (output/low)	SCL (output/low)
				Serial clear to		TXD1 (output)	KADI	I2C data line.	I2C clock line
				send input (async) When low, will		USART transmitter output	USART receiver input	MCU will pull it low to transmit 0, and tri-state to	MCU will pull it low to transmit 0, and tri-state to
IO fu	unctions			pause transmission				transmit 1	transmit 1
		ADC10	ADC9 inputs		ADC8 ADC inputs				
			diff measurement)		(can't be used for diff				
		OC4D (output)	~OC4D (output)		measurement)				OC0B
		Timer4 PWM regular output D	Timer4 PWM inverted output D						Timer 0 PWM output B
		Timor T TVIII Togular calpat 5	Can only be enabled with OC4D						Timor of Tim output B
0.05	Incorn	<u>, </u>	GPIO port B (pin cha			m B, timer 1 pwms, timer 0 pwm			
0x25 0x24	PORTB DDRB			PORTB	· · · · · · · · · · · · · · · · · · ·	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	enabled)		
0x23	PINB					Write 1 to toggle the output value of			
		PCINT7	PCINT6	PCINT5	PCINT4	PCINT3	PCINT2	PCINT1	PCINT0
			Subset o	f these pins can gene		e interrupt pins. rupt handler has to somehow chec	k which pin caused the interrupt	l .	
		RTS (output)				MISO (input/output)	MOSI (output/input)	SCK (output/input)	~SS
		USART ready to send output (async)				SPI data line	SPI data line	SPI clock line	SPI slave select line can be input or output. If
		Signal the other side if we are				Master in / Slave out SPI serial	Master out / Slave in SPI	output for master mode, input	input, will detect for collisions by sampling this line.
		ready to receive another byte of data				data line	serial data line	for slave mode	In slave mode will wake the SPI module when pulled low
			ADC13	ADC12	ADC11				2. Throughowhorn pulled low
				't be used for diff mea	surement)				
IO fu	unctions		OC4B (output)	~OC4B (output) Timer4 PWM					
			Timer4 PWM regular output B	inverted output D.					
				Can only be enabled with OC4B					
		OC1C (output)	OC1B (output)	OC1A (output)					
		Timer 1 PWM C	Timer 1 PWM B	Timer 1 PWM A					
		Timer 0 PWM A							
		When both OC1C and OC0A are enabled, they form output							
		compare modulator. (PORTB7 value determines the function							
		(0 => AND, PORTB7 =1 => OR)							
				(GPIO port F (main ADC inpu	ts, and JTAG)			
0x31 0x30	PORTF DDRF			PORTF		ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	enabled)		
0x2F	PINF			PINF (R		Write 1 to toggle the output value or	f the pin)		
		TDI	TDO (output)	тмѕ	тск				
IO fi	unctions	ADC7	JTAG input/output:	ADC5	ADC4			ADC1	ADC0
	aricuoris	ADC/	ADC inputs	ADCS	ADC4			ADC I	
			Right side of the diff in	put				Left side of diff input + car	make diff between these
						r input, bootloader override)			
0x2E 0x2D	PORTE DDRE			PORTE		ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	enabled)		
0x2C	PINE			PINE (F		Write 1 to toggle the output value of	of the pin)		
	•		INT6				~HWB		
IO fu	unctions						l		
	andions		Interrupt 6 input				Force bootloader entry Also BS2 bit for HVPP		
	aricuoris		Interrupt 6 input AIN0+ Analog comparator + input				Force bootloader entry Also BS2 bit for HVPP		
	anctions		AIN0+	GPIO port C (ti	mer 3 pwm/input capture, t	imer 4 pwm A, clock output)			
0x28	PORTC		AIN0+		(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup	Also BS2 bit for HVPP		
0x27	PORTC DDRC		AIN0+	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled)		
	PORTC	ICP3	AIN0+	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup	Also BS2 bit for HVPP enabled)		
0x27	PORTC DDRC	ICP3 Timer 3 input capture pin	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled)		
0x27 0x26	PORTC DDRC PINC		AIN0+ Analog comparator + input OC3A (output)	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled)		
0x27 0x26	PORTC DDRC	Timer 3 input capture pin	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A.	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled)		
0x27 0x26	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output)	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output)	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled)		
0x27 0x26	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A.	PORTC	(For output: level to set the p	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled)		
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer4 PWM inverted output A. Can only be enabled with OC4A	PORTC (F	(For output: level to set the p DDC (Each pin da Read: pin value for each pin	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value o	Also BS2 bit for HVPP enabled) of the pin)		
0x27 0x26	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A	PORTC	(For output: level to set the p DDC (Each pin da Read: pin value for each pin	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output))	Also BS2 bit for HVPP enabled) if the pin) MUX2	MUX1	MUXO
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output RI Analog referen	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer4 PWM inverted output A. Can only be enabled with OC4A	PORTC (F	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output)) Write 1 to toggle the output value o	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux		
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output RI Analog referen 0 - AREF pin only (external voltage) Keep it in the limits stated beit	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W	PORTC (F	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output)) Write 1 to toggle the output value o MUX3 Diff inputs (no gain): * 8 bit resolution	Also BS2 bit for HVPP enabled) ff the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution	Diff inputs with 40x gain: * 8 bit resolution	Diff inputs with 200x gain: * 7 bit resolution
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output RI Analog referen 0 - AREF pin only (external voltage Keep it in the limits stated belt 1 - AVGC (single ended conversion 3 - internal 2-56V voltage reference	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 William William A Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W s) g (amplified from bandgap)	PINC (F	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output)) Write 1 to toggle the output value o MUX3 Diff inputs (no gain): *8 bit resolution *4 khz bandwidth	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 khz bandwidth	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bel 1 - AVoc (single ended conversion 1 in modes 1,3, AREF pin must voltage source since it will cat voltage source since it will cat	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 William in a counter A is exposed Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) g (amplified from bandgap) not be connected to a isses short.	PINC (F	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth 9x00.0x01 - ADC0.1 9x040.x07 - ADC0.1	ort at For input: 0 - hiZ, 1 - pullup ta direction (input/output)) Write 1 to toggle the output value o MUX3 Diff inputs (no gain): * 8 bit resolution	Also BS2 bit for HVPP enabled) ff the pin) MUX2 ADC input mux Diff inputs with 10x gain: 8 bit resolution 4 khz bandwidth 0x09 - ADC1-ADC0 0x28-0x28 - ADC4-7 - ADC0	Diff inputs with 40x gain: 8 bit resolution 4 khz bandwidth 0x26-ADC1-ADC0 0x30-0x33 - ADC4-7 - ADC0	Diff inputs with 200x gain: 7 bit resolution 4 khz bandwidth 9x0B - ADC1-ADC0 9x38-0x3B - ADC4-7 - ADC0
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bel 1 - AVoc (single ended conversion 1 in modes 1,3, AREF pin must voltage source since it will cat You should though connect a de First conversion after a change e	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) ww sign (amplified from bandgap) not be connected to a ise short. coupling cap to it	PINC (F PINC (F ADLAR ADLAR Left align the ADC result This allows to read	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth 0x00.0x01 - ADC0.1 0x00-0x01 - ADC0.1 0x00-0x07 - ADC4-7 0x20-0x25 - ADC8-ADC13	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value o MUX3 Diff inputs (no gain): *8 bit resolution *4 khz bandwidth 9x10 - ADC0-ADC1 9x14-9x17 - ADC4-7 - ADC1 * MUX is buffered, and its real	Also BS2 bit for HVPP enabled) ff the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 khz bandwidth 0x09 - ADC1-ADC0 0x28-0x28 - ADC4-7 - ADC0 0x2C-0x2F - ADC4-7 - ADC1	Diff inputs with 40x gain: 8 bit resolution 4 khz bandwidth 9x26-ADC1-ADC0 9x30-0x33 - ADC4-7 - ADC0 9x34-0x37 - ADC4-7 - ADC1	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltaga Keep it in the limits stated belt 1 - AVoz (single ended conversion 1 inmodes 1.3, AREF pin must voltage source since it will voltage source since it will act You should though connect a de * Eirst conversion after a change of might not be accurate	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) ww is) is (amplified from bandgap) not be connected to a ise short. coupling cap to it if analog reference	PINC (F PINC (F PINC (F ADLAR ADLAR Left align the ADC result This allows to read only high part of the conversion result.	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: *10 bit resolution *38.5 Knz bandwidth 0x00.0x01 - ADC0.1 0x00.0x01 - ADC0.1 0x00.0x01 - ADC0.1 0x00.0x01 - ADC0.3 Special inputs: Special inputs: Special inputs Special inputs Special inputs Special inputs Special inputs Special inputs	ort at For input: 0 - hiZ, 1 - pullup a direction (input/output)) Write 1 to toggle the output value of the state of the output value of the output value of the state of the output value of the state of the output value of	Also BS2 bit for HVPP enabled) ff the pin) MUX2 ADC input mux Diff inputs with 10x gain: 9 bit resolution 4 khz bandwidth 0x09 - ADC1-ADC0 0x28-0x28 - ADC4-7 - ADC1 After selecting diriput. wait at least 125 usec.	Diff inputs with 40x gain: 8 bit resolution 4 khz bandwidth 0x26-ADC1-ADC0 0x30-0x33 - ADC4-7 - ADC0	Diff inputs with 200x gain: 7 bit resolution 4 khz bandwidth 9x0B - ADC1-ADC0 9x38-0x3B - ADC4-7 - ADC0
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltage Keep it in the limits stated belt 1 - AVoz (single ended conversior 3 - internal 2.56V voltage referen 1 in modes 1,3 AREF pin must revoltage source since it will can you should though connect a de * First conversion after a change of might not be accurate Single ended inputs: Viref: [2.56V, AVec]	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 William in a exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) g (amplified from bandgap) not be connected to a se short. coupling cap to it of analog reference Diff inputs: Diff inputs: Diff inputs: Uref [2.56V, AVcc - 0.5V]	PORTC PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the	(For output: level to set the p DDC (Each pin da Read: pin value for each pin Read: pin value for each pin ADC MUX4 Single ended inputs: *10 bit resolution *3.5. Khz bandwidth 0x00.0x01 - ADC0.1 0x04.0x07 - ADC4.7 0x04.0x07 - ADC4.7 Special inputs: Special inputs:	ort at For input: 0 - hiZ, 1 - pullup a direction (input/output)) Write 1 to toggle the output value of the content of the	also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 ktz bandwidth 0x09 - ADC1-ADC0 0x28-0x28 - ADC4-7 - ADC1 0x26-0x28 - ADC4-7 - ADC1 * After selecting diff input.	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 9x26-ADC1-ADC0 9x30-9x33 - ADC4-7 - ADC0 9x34-9x37 - ADC4-7 - ADC1 * AVcc Range:	Diff inputs with 200x gain: 7 bit resolution 4 khz bandwidth 9x0B - ADC1-ADC0 9x38-0x3B - ADC4-7 - ADC0
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltage Keep it in the limits stated belt 1 - AVoz (single ended conversion 1 in modes 1,3, AREF pin must ravoltage source since it will can you should though connect a de *First conversion after a change of might not be accurate Single ended inputs: Viref: [2,56V, AVcc] Vinput: [0, Vref] Value =	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w is) g (amplified from bandgap) not be connected to a ise short. coupling cap to if d analog reference Diff inputs: Vpos/Vneg: [0V,AVcc] Vpos/Vneg: [0V,AVcc] Value =	PORTC PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result when needing only	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: 10 bit resolution 38.5 Khz bandwidth 0x00.0x01 - ADC0.1 0x04-0x07 - ADC4-7 0x02-0x25 - ADC5-ADC13 Special inputs: 9x1E - Band gap (1.1V) 0x1E - Band gap (1.1V) 0x27 - Temperature sensor	ort at For input: 0 - hiZ, 1 - pullup a direction (input/output)) Write 1 to toggle the output value of the content of the	Also BS2 bit for HVPP enabled) ff the pin) MUX2 ADC input mux Diff inputs with 10x gain: 9 bit resolution 4 khz bandwidth 0x09 - ADC1-ADC0 0x28-0x28 - ADC4-7 - ADC1 After selecting diriput. wait at least 125 usec.	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 0x26-ADC1-ADC0 0x30-0x33 - ADC4-7 - ADC0 0x34-0x37 - ADC4-7 - ADC1 * AVcc Range: vcc - 0.3V <> Vcc + 0.3V	Diff inputs with 200x gain: 7 bit resolution 4 khz bandwidth 9x0B - ADC1-ADC0 9x38-0x3B - ADC4-7 - ADC0
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output RRI Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bele 1 - AVzc (single ended conversion 3 - internal 2.56V voltage refereno 1 - in modes 1.3 AREF pin must voltage source since it will cat vous should though connect at effect on might not be accurate Single ended inputs: Vref: [2.56V, AVcc] Vinput: [0, Vref]	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w is) g (amplified from bandgap) not be connected to a ise short. coupling cap to it of analog reference Diff inputs: Viref [2.56V, AVcc - 0.5V] Vypos/Vneg: [0V,AVcc]	PORTC PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result when needing only	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: *10 bit resolution *38.5 Khz bandwidth 0x04.0x07 - ADC0.1 0x04.0x07 - ADC4-7 0x20.0x25 - ADC8-ADC13 Special inputs Special input	ort at For input: 0 - hiZ, 1 - pullup a direction (input/output)) Write 1 to toggle the output value of the content of the	Also BS2 bit for HVPP enabled) ff the pin) MUX2 ADC input mux Diff inputs with 10x gain: 9 bit resolution 4 khz bandwidth 0x09 - ADC1-ADC0 0x28-0x28 - ADC4-7 - ADC1 After selecting diriput. wait at least 125 usec.	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 0x26-ADC1-ADC0 0x30-0x33 - ADC4-7 - ADC0 0x34-0x37 - ADC4-7 - ADC1 * AVcc Range: vcc - 0.3V <> Vcc + 0.3V	Diff inputs with 200x gain: 7 bit resolution 4 khz bandwidth 9x0B - ADC1-ADC0 9x38-0x3B - ADC4-7 - ADC0
0x27 0x26 IO fu	PORTC DDRC PINC	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltage Keep it in the limits stated belt 1 - AVoz (single ended conversion 1 in modes 1,3, AREF pin must ravoltage source since it will can you should though connect a de *First conversion after a change of might not be accurate Single ended inputs: Viref: [2,56V, AVcc] Vinput: [0, Vref] Value =	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) g (amplified from bandgap) not be connected to a se short. coupling cap to it of analog reference Diff inputs: Viref [2.56V, AVcc - 0.5V] Vypos/vneg: [0V,AVcc] Vyalue = [(Vyos - Vneg) * GAIN * 512] / Vref ACME	PORTC PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result when needing only	(For output: level to set the p DDC (Each pin da Read: pin value for each pin Read: pin value for each pin Read: pin value for each	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the latest of the output value of the latest output value out	Also BS2 bit for HVPP enabled) MUX2 ADC input mux Diff inputs with 10x gain: *8 bit resolution *4 khz bandwidth 9x89 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC1 *After selecting diff input, wait at least 125 usec, prior to sampling.	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 9x26-ADC1-ADC0 9x30-9x33-ADC4-7 - ADC0 9x34-0x37- ADC4-7 - ADC1 * AVGC Range: VCC - 0.3V <> VCC + 0.3V (close to VCC)	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC1 0x3C-0x3E - ADC4-7 - ADC1
0x27 0x26 IO fo	PORTC DDRC PINC ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Regular output A Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bela 1 - AVZc (single ended conversior 3 - internal 2.56V voltage referen 1 - modes 1.3, AREF pin must voltage source since it will cat voltage reference it will cat voltage source since it will c	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 New Inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W Is) g (amplified from bandgap) not be connected to a ise short. coupling cap to it of analog reference Diff inputs: Viref: (2.56V, AVcc - 0.5V) Vpos/Vneg: Vpos-Vneg) *GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.11V)	PINC (F PINC ((For output: level to set the p DDC (Each pin da Read: pin value for each pin Read: pin value for each pin Read: pin value for each	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the latest of the l	Also BS2 bit for HVPP enabled) if the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8. bit resolution * 4 khz bandwidth 9x09 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC1 * After selecting diff input. wait at least 125 usec. prior to sampling. ADT: 3 - Timer0 comparator A	S S Timer1 comparator B Timer1 comparator B	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC1 0x3C-0x3E - ADC4-7 - ADC1
0x27 0x26 IO fo	PORTC DDRC PINC ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated bele 1 - AVCc (single ended convertion) 3 - Internal 2.56V voltage reference 1 in modes 1.3, AREF pin must voltage source since it will cat You should though connect a de First conversion after a change of might not be accurate Single ended inputs; Virst. [2.56V, AVcc] Vinput: [0, Vref] Value = [Vin *10.24] / Vref ADHSM	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w is) g (amplified from bandgap) not be connected to a ise short. coupling cap to it of analog reference Diff inputs: Vref: [2.56V, AVcc - 0.5V] Vypos/Vneg: [0V,AVcc] Value = [(Iypos - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.11V) 1 - ADC mux single ended input	PORTC PINC (F PINC	(For output: level to set the p DDC (Each pin da Read: pin value for each pin Read: pin value for each pin Read: pin value for each	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the last output value outpu	Also BS2 bit for HVPP enabled) if the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8. bit resolution * 4 khz bandwidth 9x09 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC1 * After selecting diff input. wait at least 125 usec. prior to sampling. ADT: 3 - Timer0 comparator A	Diff inputs with 40x gain:	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3B - ADC4-7 - ADC0 0x38-0x3F - ADC4-7 - ADC1
0x27 0x26 IO fo	PORTC DDRC PINC ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PVMM regular output A CLKO (output) Clock output Ri Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated belance of the limits stated of the limits stated belance of the limits stated of the limits stated of the limits stated of the limits stated of the limits of the limits stated of the limits of th	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 New Inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W Is) g (amplified from bandgap) not be connected to a ise short. coupling cap to it of analog reference Diff inputs: Viref: (2.56V, AVcc - 0.5V) Vpos/Vneg: Vpos-Vneg) *GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.11V)	PORTC PINC (F PINC	(For output: level to set the p DDC (Each pin da Read: pin value for each pin Read: pin value for each pin Read: pin value for each	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 khz bandwidth 0x09 - ADC1-ADC0 0x26-0x2E - ADC4-7 - ADC1 * After selecting diff input, wait at least 125 usec, prior to sampling. ADT: 3 - Timer0 comparator A 4 - Timer0 overflow	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth * 9x26-ADC1-ADC0 9x30-9x33-ADC4-7 - ADC1 * AVGC Range: VCc - 0.3V < Close to VCC * Constant * Const	Piff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3B - ADC4-7 - ADC0 0x38-0x3F - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B
0x27 0x26 IO ft	PORTC DDRC PINC ADMUX ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Regular output A Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bela 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 - Marce (single ended conversior 3 - internal 2.56V voltage referen 1 in mode 1.3, AREF pin must voltage source since it will cat You should flough connect et will cat You should flough connect will cat You should flough connect will cat You should flough connect grow in the conversion after a change of Input: (0, Vref) Virgl. (2.56V, AVcc) Virgl. (2.5	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) (g (amplified from bandgap) not be connected to a isse short. coupling cap to it of analog reference Diff inputs: Vref: [2.56V, AVcc - 0.5V] Vpos/Vneg: [0V,AVcc] Vyos/Vneg: [0V,AVcc] Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if ADC is disabled)	PORTC PINC (F PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result when needing only 8 bit precision MUX5 5th bit of the ADCMUX See MUX3MUX0 ADATE	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth Dx00.xx01 - ADC0.1 Dx04.0x07 - ADC4-7 Dx20.0x25 - ADC8-ADC13 Special inputs: Special inputs: - Cround Dx27 - Cround Dx27 - Cround Dx27 - Cround Dx28 - Cround Temperature sensor * after selecting, need to wait 2usec	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the last output value value output value output value output value output value output	Also BS2 bit for HVPP enabled) if the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 khz bandwidth 9x09 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC0 9x28-0x28 - ADC4-7 - ADC1 * After selecting d-ff input. wait at least 125 usec. prior to sampling. ADT: 3 - Timer0 comparator A 4 - Timer0 overflow ADC clock divider: (0 - CLK//	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 9x26-ADC1-ADC0 9x30-0x33 - ADC4-7 - ADC0 9x34-0x37 - ADC4-7 - ADC1 * AVcc Range: Vcc - 0.3V (close to Vcc) 5 - Timer1 comparator B 6 - Timer1 overflow 7 - Timer1 capture event D 2, 1= 0 - CLK >> ADCPS	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3B - ADC4-7 - ADC0 0x38-0x3F - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator D
0x27 0x26 IO ft	PORTC DDRC PINC ADMUX ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Ri Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated belt 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 in modes 1.3, AREF pin must voltage source since it will cat vo	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w is) g (amplified from bandgap) not be connected to a se short. coupling cap to if d' analog reference Diff inputs: [Vyef [2.56V, AVcc - 0.5V] Vyos/vneg: [Vyos - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if.ADC is disabled) ADSC Start conversion	PORTC PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only 8 bit precision MUX5 5th bit of the ADCMUX See MUX3MUX0 ADATE ADC auto trigger enable	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution 93.5 Khz bandwidth 9x00.0x01 - ADC0.1 9x00-0x07 - ADC4-7 9x00-0x07 - ADC4-7 9x10-0x10 - ADC0.1 9x10 - ADC0	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 ktz bandwidth 0x28-0x28 - ADC4-7 - ADC0 0x28-0x28 - ADC4-7 - ADC1 * After selecting diff input. weit at least 125 usec. prior to sampling. ADT: 3 - Timer0 comparator A 4 - Timer0 overflow ADC clock divider: (0 - CLK// * ADC Clock should be between First conversion after ADEN	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth * 9x8-ADC1-ADC0 * 9x30-0x33 - ADC4-7 - ADC0 * 9x30-0x33 - ADC4-7 - ADC1 * AVcc Range: Vcc - 0.3V * (close to Vcc) * 5 - Timer1 comparator B * 6 - Timer1 overflow * 7 - Timer1 capture event * D * 1 = 0 - CLK >> ADCPS * ond 200 kHz to get 10 bit is set takes 25 ADC clocks (ex. one) * 1 = 0 - CLK >> ADCPS * 1 = 0 - CLK >> ADCPS	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator D
0x27 0x26 IO ft	PORTC DDRC PINC ADMUX ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Regular output A Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bela 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 in modes 1.3, AREF pin must voltage source since it will cat You should flough connect it will cat You should flough connect will cat First conversion after a change of Input 10, Vreft Virst 1. (2.56V, AVcc) Virnput 10, Vreft ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC It is advised to discard few. samples, after the ADC was enabled	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) vw s) g (ampliffied from bandgap) not be connected to a ise short. coupling cap to it f analog reference Diff inputs: Vref; 12.56V, AVcc - 0.5V] Vposi/neg: [0V,AVcc] Vposi/neg: [0V,AVcc] Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if ADC is disabled) ADSC	PORTC PINC (F PINC	(For output: level to set the p DDC (Each pin da lead: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth Dx00,0x01 - ADC0,1 Dx04-0x07 - ADC-7 Dx20-0x25 - ADC8-ADC13 Special inputs: 0x1E - Band gap (1.1V) 0x1F - Ground 0x27 - Temperature sensor * after selecting, need to wait zuses	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the last output value value output value output value output value output value output	Also BS2 bit for HVPP enabled) if the pin) MUX2 ADC input mux Diff inputs with 10x gain: *8.bit resolution *4 khz bandwidth 9x09 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC1 *After selecting diff input. wait at least 125 usec. prior to sampling. ADC clock divider: (0 - CLK/ *ADC Clock should be betwe First conversion after ADEN Regular ADC conversion 18 *Sample and hold happen 18	S Diff inputs with 40x gain: *8 bit resolution *4 khz bandwidth *9.28-ADC1-ADC0 *9.39-0x33 - ADC4-7 - ADC0 *9.39-0x33 - ADC4-7 - ADC1 *4 Vcc Range: Vcc - 0.3V *Cc - 0.3V <> Vcc + 0.3V *	B-Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator D D - Timer4 comparator D
0x27 0x26 IO ft	PORTC DDRC PINC ADMUX ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output RR Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated bele 1 - AVcc (single ended conversion 3 - inhernal 2,569 voltage reference) 1 - modes 1,3 AREF pin most voltage source since it will cat you should though connect a de First conversion after a change of might not be accurate Single ended inputs: Vref: [2,56V, AVcc] Vrinput: [0, Vref] Value = [Vin +1024] / Vref ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC Its advised to discard few samples, after the ADC was enabled Inputs should thave 15 ohm or	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) e (anaplified from bandgap) not be connected to a ises short. coupling cap to it d analog reference Diff inputs: Viref 12.56V, AVcc - 0.5V] Vipos/Vineg: [0V,AVcc] Vigluyes - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if.ADC is disabled) ADSC Start conversion Use in manual mode and to kick	PORTC PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only 8 bit precision MUX5 5th bit of the ADCMUX See MUX3MUX0 ADATE ADC auto trigger enable	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 35.5 Knz bandwidth 0x00.0x01 - ADC0.1 0x04-0x07 - ADC4-7 0x20-0x25 - ADC4-AT 0x21E - Band gap (1.1V) 0x1F - Ground 0x27 - Temperature sensor * after selecting, need to wait Zusec ADIF ADC interrupt flag Auto cleared by ISR.	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8. bit resolution * 4 khz bandwidth 9x09 - ADC1-ADC0 9x26-0x2F - ADC4-7 - ADC1 * After selecting diff input, wait at least 125 usec. prior to sampling. ADC clock divider: (0 - CLK/ * ADC Clock should be between sirest conversion after ADEN * Regular ADC conversion tale * Sample and hold happens 1 Diff conversion is synced to (It also needs stable presca	S Diff inputs with 40x gain: *8 bit resolution *4 khz bandwidth *9x28-ADC1-ADC0 *9x39-0x33 - ADC4-7 - ADC0 *9x34-0x37 - ADC4-7 - ADC1 *4Vcc Range: Vcc - 0.3V *Coc - 0.3V <-> Vcc + 0.3V	B - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator B Timer4 comparator B Timer4 comparator D Timer4 comparator D
0x7C 0x7A	PORTC DDRC PINC ADMUX ADMUX ADCSRB	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Regular output A Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bela 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 - AVzc (single ended conversior 3 - internal 2.56V voltage referen 1 in modes 1.3, AREF pin must voltage source since it will cat You should flough connect it will cat You should flough connect will cat First conversion after a change of Input 10, Vreft Virst 1. (2.56V, AVcc) Virnput 10, Vreft ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC It is advised to discard few. samples, after the ADC was enabled	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) e (anaplified from bandgap) not be connected to a ises short. coupling cap to it d analog reference Diff inputs: Viref 12.56V, AVcc - 0.5V] Vipos/Vineg: [0V,AVcc] Vigluyes - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if.ADC is disabled) ADSC Start conversion Use in manual mode and to kick	PORTC PINC (F PINC (F PINC (F ADLAR ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only 8 bit precision MUX5 5th bit of the ADCMUX ADATE ADC auto trigger enable Use ADTS to select the auto trigger.	(For output: level to set the p DDC (Each pin da Read: pin value for each pin MUX4 Single ended inputs: 10 bit resolution 33.5 Knz bandwidth 0x00.0x01 - ADC0.1 0x04-0x07 - ADC4-7 0x20-0x25 - ADC8-ADC13 Special inputs: 0x1E - Band gap (1.1V) 0x1E - Ground 0x2T - Temperature sensor after selecting, need to wait Zusec ADIF ADC interrupt flag Auto cleared by ISR. execution	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8. bit resolution * 4 khz bandwidth 9x09 - ADC1-ADC0 9x26-0x2F - ADC4-7 - ADC1 * After selecting diff input, wait at least 125 usec. prior to sampling. ADC clock divider: (0 - CLK/ * ADC Clock should be between sirest conversion after ADEN * Regular ADC conversion tale * Sample and hold happens 1 Diff conversion is synced to (It also needs stable presca	S Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth * 9x26-ADC1-ADC0 * 9x30-0x33 - ADC4-7 - ADC0 * 9x30-0x33 - ADC4-7 - ADC1 * AVGC Range: * VGC - 0.3V <-> VGC + 0.3V (close to VGC) S 5 - Timer1 comparator B 6 - Timer1 overflow 7 - Timer1 capture event D 2, != 0 - CLK >> ADCPS en 50 and 200 kHz to get 10 bit is set takes 25 ADC clocks (exect 13 ADC clocks after start ADCCIV/2, and thus takes 13 on thus take	B - Timer4 comparator B B - Timer4 comparator B T - Timer4 comparator B T - Timer4 comparator D
0x7C 0x7A	PORTC DDRC PINC ADMUX ADMUX	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output RR Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated bele 1 - AVcc (single ended conversion 3 - inhernal 2,569 voltage reference) 1 - modes 1,3 AREF pin most voltage source since it will cat you should though connect a de First conversion after a change of might not be accurate Single ended inputs: Vref: [2,56V, AVcc] Vrinput: [0, Vref] Value = [Vin +1024] / Vref ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC Its advised to discard few samples, after the ADC was enabled Inputs should thave 15 ohm or	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) e (anaplified from bandgap) not be connected to a ises short. coupling cap to it d analog reference Diff inputs: Viref 12.56V, AVcc - 0.5V] Vipos/Vineg: [0V,AVcc] Vigluyes - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if.ADC is disabled) ADSC Start conversion Use in manual mode and to kick	PORTC PINC (F PINC (F PINC (F ADLAR ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only 8 bit precision MUX5 5th bit of the ADCMUX ADATE ADC auto trigger enable Use ADTS to select the auto trigger.	(For output: level to set the p DDC (Each pin da Read: pin value for each pin MUX4 Single ended inputs: 10 bit resolution 33.5 Knz bandwidth 0x00.0x01 - ADC0.1 0x04.0x07 - ADC4.7 0x1E - Band gap (1.1V) 0x1E - Ground 0x27 - Temperature sensor 1 divide sensor 1 divid	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8. bit resolution * 4 khz bandwidth 9x09 - ADC1-ADC0 9x26-0x2F - ADC4-7 - ADC1 * After selecting diff input, wait at least 125 usec. prior to sampling. ADC clock divider: (0 - CLK/ * ADC Clock should be between sirest conversion after ADEN * Regular ADC conversion tale * Sample and hold happens 1 Diff conversion is synced to (It also needs stable presca	S Diff inputs with 40x gain: *8 bit resolution *4 khz bandwidth *9x28-ADC1-ADC0 *9x39-0x33 - ADC4-7 - ADC0 *9x34-0x37 - ADC4-7 - ADC1 *4Vcc Range: Vcc - 0.3V *Coc - 0.3V <-> Vcc + 0.3V	B - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator B Timer4 comparator B Timer4 comparator D Timer4 comparator D
0x7C 0x7C 0x7A	PORTC DDRC PINC ADMUX ADCSRB ADCSRA	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated belance) 1 - AV2C (single ended conversion 3 - internal 2.56V voltage reference) 1 in modes 1,3, AREF pin must voltage source since it will cat You should though connect a de First conversion after a change of might not be accurate Single ended inputs: Virsi - [2.56V, AVcc] Virnput [0, Vref] Value = IVIn +10.24] / Vref ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC its advised to discard few samples, after the ADC was enabled Inputs should have 15 ohm or less impedence	Alno+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) a (amplified from bandgap) not be connected to a isse short. coupling cap to if of analog reference Diff inputs: Vref [2.56V, AVcc - 0.5V] Vpos/vneg: [0V,AVcc] Value = [[(Vpos - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1.V) 1 - ADC mux single ended input (if ADC is disabled) ADSC Start conversion Use in manual mode and to kick free running mode	PORTC PINC (F PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only, 8 bit precision MUX5 Sth bit of the ADCMUX See MUX3MUX0 ADATE ADC auto trigger enable Use ADIS to select the auto trigger. SOURCE.	(For output: level to set the p DDC (Each pin da lead: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth Dx00,0x01 - ADC-0.1 Dx04-0x07 - ADC-4.7 Dx1E - Band gap (1.1V) Dx1E - Ground Dx27 - Temperature sensor * after selecting, need to wait zusec ADIF ADC interrupt flag Auto cleared by ISR execution ADC result - 10 bit ADC result - 10 bit Analog compara	ort at For input: 0 - hiZ, 1 - pullup to direction (input/output)) Write 1 to toggle the output value of the output value output value output of the output value output	Also BS2 bit for HVPP enabled) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 khz bandwidth Ox09 - ADC1-ADC0 Ox26-0x28 - ADC4-7 - ADC1 * After selecting diff input, wait at least 125 usec. prior to sampling. ADC clock divider: (0 - CLK/ * ADC Clock should be betwe First conversion after ADEN * Regular ADC conversion ta' Sample and hold happens; Diff conversion is synced to (It also needs stable presca ensure that it is an extended	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 0x26-ADC1-ADC0 0x30-0x33-ADC4-7 - ADC0 0x34-0x37- ADC4-7 - ADC1 * AVGC Range: Voc - 0.3V <> Voc + 0.3V (close to Vcc) \$ 5 - Timer1 comparator B 6 - Timer1 overflow 7 - Timer1 capture event D 2, 1= 0 - CLK >> ADCPS) en 50 and 200 kHz to get 10 bit is set takes 25 ADC clocks 5.ADC clocks after start ADCCkIV2, and thus takes 13 of ler, thus if diff conversion started conversion. (by turning ADC clocks)	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC0 0x3C-0x3E - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator D 1 precision tended conversion) 1.14 ADC clocks. d by async trigger, in/off after conversion))
0x7C 0x7A	PORTC DDRC PINC ADMUX ADMUX ADCSRB	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated bela 1 - AV2c (single ended conversior 3 - internal 2.569 voltage reference 1 n modes 1,3 AREF pin must voltage source since it will cat You should through connect a de First conversion after a change of might not be accurate Single ended inputs: Vref: [2.56V, AVcc] Vrinput: [0, Vref] Value = [VIn *10:24] / Vref ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC (its advised to discard few samples, after the ADC was enabled inputs simple ended inputs senabled inputs should have 15 ohm or less impedence	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W sis) a (amplified from bandgap) not be connected to a ises short. coupling cap to it of analog reference Diff inputs: Viref: [2.56V, AVcc - 0.5V] Vpos/Nreg: [(Vpos - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if ADC is disabled) ADSC Start conversion Use in manual mode and to kick free running mode ACBG Analog comparator plus input:	PORTC PINC (F PINC (F PINC (F PINC (F ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only, 8 bit precision MUX5 Sth bit of the ADCMUX See MUX3MUX0 ADATE ADC auto trigger enable Use ADTS to select the auto trigger. Source.	(For output: level to set the p DDC (Each pin da Read: pin value for each pin MUX4 Single ended inputs: 10 bit resolution 38.5 Kn2 bandwidth 0x00.0x01 - ADC0.1 0x04.0x07 - ADC4.7 0x16 - ADC4.7 0x16 - Ground 0x27 - Temperature sensor 1 diversion of the selecting need to wait 2uses ADIF ADC interrupt flag Auto cleared by ISR. execution ADC result - 10 bi	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 ktz bandwidth 9x09 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC1 * After selecting diff input. weit at least 125 usec. prior to sampling. ADT 3 - Timer0 comparator A 4 - Timer0 overflow ADC clock should be betwee First conversion after ADEN * Regular ADC conversion tal * Sample and hold happens 1 Diff conversion is synced to (It also needs stable presca ensure that it is an extended ACIC Timer 1 input capture	S Diff inputs with 40x gain: *8 bit resolution *4 khz bandwidth *9x28-ADC1-ADC0 *9x39-0x33 - ADC4-7 - ADC0 *9x34-0x37 - ADC4-7 - ADC1 *4Vcc Range: Vcc - 0.3V *Coc - 0.3V <-> Vcc + 0.3V	B - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator B Timer4 comparator B Timer4 comparator D Timer4 comparator D
0x7C 0x7C 0x7A	PORTC DDRC PINC ADMUX ADCSRB ADCSRA	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated belance of the limits of the limits stated voltage reference it will can voltage source since it william voltage source since it will can voltage source since it will	Alno+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed ~OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W s) a (amplified from bandgap) not be connected to a isse short. coupling cap to it of analog reference Iff inputs: Vref ACME Analog comparator minus input: 0 - bandgap reference (1.11V) 1 - ADC mux single ended input (iff ADC is disabled) ADSC Start conversion Use in manual mode and to kick free running mode ACBG Analog comparator plus input: 0 - ALNO+	PORTC PINC (F PINC	(For output: level to set the p DDC (Each pin da lead: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 khz bandwidth Dx00,0x01 - ADC0.1 Dx10-ADC0.7 Dx12-ADC0.7 Dx12-ADC0.7 Dx12-ADC0.7 Dx15-Ground Dx27 - Temperature sensor * after selecting, need to wait Zuseg ADIF ADC interrupt flag Auto cleared by ISR execution ADC result - 10 bit Analog comparat	ort at For input: 0 - hiZ, 1 - pullup to direction (input/output)) Write 1 to toggle the output value of the control of th	Also BS2 bit for HVPP enabled) MUX2 ADC input mux Diff inputs with 10x gain: *8 bit resolution *4 khz bandwidth 0x09 - ADC1-ADC0 0x26-0x2E - ADC4-7 - ADC1 *After selecting diff input, wait at least 125 usec, prior to sampling. ADC clock divider: (0 - CLK/ *ADC clock divider: (0 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (5 - CLK/ *ADC clock divider: (6 - CLK/ *ADC clock d	S	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC0 0x3C-0x3E - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator D 1 precision tended conversion) 14 ADC clocks. d by async trigger, in/off after conversion)) ACISO or interrupt mode:
0x7C 0x7C 0x7A	PORTC DDRC PINC ADMUX ADCSRB ADCSRA	Timer 3 input capture pin OC4A (output) Timer4 PVM regular output A CLKO (output) Clock output RR Analog referen 0 - AREF pin only (external voltag Keep It in the limits stated bele 1 - AV2c (single ended conversion 3 - internal 2.569 voltage reference 1 - AV2c (single ended conversion 3 - internal 2.569 voltage reference 1 modes 1.3, AREF pin must voltage source since it will cat you should though connect a de First conversion after a change of might not be accurate Single ended inputs: Vref: [2.56V, AVcc] Vinput: [0, Vref] Value = [Vin +1024] / Vref ADHSM Hi-speed mode Uses more power but allows higher precision ADEN Enable the ADC its advised to discard few samples, after the ADC was enabled Inputs should have 15 ohm or less impedence ACD Disable the analog comparator when set Analog compartor should be disabled in sleep modes when	Alno+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) w s) g (amplified from bandgap) not be connected to a isse short. coupling cap to it of analog reference Diff inputs: Vref [2.56V, AVcc - 0.5V] Vpos/Vneg: (Vpos-Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux single ended input (if ADC is disabled) ADSC Start conversion Use in manual mode and to kick free running mode ACBG Analog comparator plus input: 0 - AIN0+ 1 - bandgap reference (1.1V) 1 - bandgap reference (1.1V) 1 - bandgap reference (1.1V)	PORTC PINC (F PINC	(For output: level to set the p DDC (Each pin da lead: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Khz bandwidth 9x00,0x01 - ADC0,1 9x16 - Foround 0x27 - Temperature sensor * after selecting, need to wait 2usec ADIF ADC interrupt flag Auto cleared by ISR execution Analog comparator interrupt flag, ALC analog comparator interrupt flag, Auto cleared by ISR, execution	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) MUX2 ADC input mux Diff inputs with 10x gain: *8 bit resolution *4 khz bandwidth 0x03 - ADC1-ADC0 0x26-0x2E - ADC4-7 - ADC1 *After selecting diff input, wait at least 125 usec, prior to sampling. ADC clock divider: (0 - CLK/ *ADC clock divider: (0 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (1 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (2 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (3 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (4 - CLK/ *ADC clock divider: (5 - CLK/ *ADC clock divider: (6 - CLK/ *ADC clock d	Diff inputs with 40x gain: * 8 bit resolution * 4 khz bandwidth 0x26-ADC1-ADC0 0x30-0x33-ADC4-7 - ADC0 0x34-0x37- ADC4-7 - ADC1 * AVGC Range: Voc -0.32 V<-> Voc + 0.3V (close to Voc) S 5 - Timer1 comparator B 6 - Timer1 overflow 7 - Timer1 capture event D 2, != 0 - CLK >> ADCPS) en 50 and 200 kHz to get 10 bit is set takes 25 ADC clocks 5.ADC clocks after start ADCclk/2, and thus takes 13 or ler, thus if diff conversion started conversion. (by turning ADC clocks) ACIS1 Analog comparator 0 - ACC 2 - ACCC 2 - ACCC	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC0 0x3C-0x3E - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator D 1 precision tended conversion) 14 ADC clocks. d by async trigger, on/off after conversion)) ACISO or interrupt mode: loggie execumes 0
0x27 0x26 IO fs 0x7C	PORTC DDRC PINC ADMUX ADCSRB ADCSRA	Timer 3 input capture pin OC4A (output) Timer4 PWM regular output A CLKO (output) Clock output Real Analog referen 0 - AREF pin only (external voltag Keep it in the limits stated bak 1 - AVzc (single ended conversior 3 - internal 2.56V voltage reference in mode 1.3, AREF pin must voltage source since it will cat You should though connect source in mode 1.3, AREF pin must voltage source since it will cat You should though connect source in mode 1.2, AREF pin must voltage source since it will cat You should though connect give night not be accurate Single ended inputs: Virst: 12.56V, AVcc] Viriput: (0, Vref) Virgt: 12.56V, AVcc] Viriput: (0, Vref) Virgt: 12.56V, AVcc] Viriput: (0, Vref) Virgt: 22.56V, AVcc] Viriput: (0, Vref) Virgt: 25.56V, AVcc] Viriput: (0, Vref) Virgt: 25.56V, AVcc] Virgt: 12.56V, AVcc] Vir	AIN0+ Analog comparator + input OC3A (output) Timer 3 PWM A output only counter A is exposed -OC4A (output) Timer 4 PWM inverted output A. Can only be enabled with OC4A Timer 4 PWM inverted output A. Can only be enabled with OC4A EFS ce voltage (Vref) e reference) W is) g (amplified from bandgap) tot be connected to a ise short. coupling cap to it d fanalog reference Diff inputs: Vref: [2.56V, AVcc - 0.5V] Vpos/Vneg: [0V, AVcc] Value = [(Vpos - Vneg) * GAIN * 512] / Vref ACME Analog comparator minus input: 0 - bandgap reference (1.1V) 1 - ADC mux ingle ended input (if ADC is disabled) ADSC Start conversion Use in manual mode and to kick free running mode ACBG Analog comparator plus input: 0 - AIN0+ 1 - bandgap reference (1.1V) 1 - bandgap reference (1.1V) 1 - bandgap reference (1.1V)	PORTC PINC (F PINC (F PINC (F PINC (F ADLAR ADLAR Left align the ADC result This allows to read only high part of the conversion result, when needing only 8 bit precision MUX5 5th bit of the ADCMUX See MUX3MUX0 ADACE ADC auto trigger enable Use ADTS to select the auto trigger. Source. ACO Analog comparator value: 0_positive <	(For output: level to set the p DDC (Each pin da Read: pin value for each pin ADC MUX4 Single ended inputs: * 10 bit resolution * 38.5 Kin 2 bandwidth 0x00.0x01 - ADC0.1 0x04.0x07 - ADC0.1 0x16 - CONTROL OF CONTROL ADC Interrupt flag Auto_cleared by ISR execution ADC result - 10 bit Analog comparator interrupt flag,	ort at For input: 0 - hiZ, 1 - pullup la direction (input/output)) Write 1 to toggle the output value of the last of the l	Also BS2 bit for HVPP enabled) f the pin) MUX2 ADC input mux Diff inputs with 10x gain: * 8 bit resolution * 4 ktz bandwidth 9x09 - ADC1-ADC0 9x28-0x28 - ADC4-7 - ADC0 9x28-0x28 - ADC4-7 - ADC1 * After selecting diff input. wait at least 125 usec. prior to sampling. ADT 3 - Timer0 comparator A 4 - Timer0 overflow ADC clock should be betwe First conversion after ADEN Regular ADC conversion tal Sample and hold happens 1 Diff conversion is synced to (It also needs stable presca ensure that it is an extended ACIC Timer 1 input capture trigger: 0 - ICP1 pin (default)	S S Diff inputs with 40x gain: * 8. bit resolution * 4. khz bandwidth * 9x26-ADC1-ADC0 * 9x30-0x33 - ADC4-7 - ADC0 * 9x30-0x33 - ADC4-7 - ADC1 * AVcc Range: Ycc - 0.3V * (close to Vcc) * 5 - Timer1 comparator B * 6 - Timer1 overflow * 7 - Timer1 capture event * 8 - Timer1 capture event * 9x - 10	Diff inputs with 200x gain: * 7 bit resolution * 4 khz bandwidth 0x0B - ADC1-ADC0 0x38-0x3E - ADC4-7 - ADC0 0x3C-0x3E - ADC4-7 - ADC1 8 - Timer4 overflow 9 - Timer4 comparator A A - Timer4 comparator B B - Timer4 comparator D 1 precision tended conversion) 14 ADC clocks. d by async trigger, on/off after conversion)) ACISO or interrupt mode: loggie execumes 0

					I2C module									
0xBD	TWAMR				TWAM I2C Slave address mask:									
0xBA	TMAD			Each set bit, is a bit that	t is allowed to be both 1 and 0 in incoming	slave address			TWGCE					
UXBA	TWAR				I2C Slave address				Enable answer to I2C					
DxBC	TWCR	TWINT	TWEA	TWSTA	Note that address is 7 bit TWSTO	TWWC	TWEN		general call TWIE					
		Ready flag / Master slave selector Read:	Enable sending ACK	Send START condition	Send STOP condition	Write collision to TWDR								
		1 - I2c module is ready to be serviced 0 - sending/listening to our address	needed. Also used in slave	If TWSTO set too, will first send STOP, then START	Should be used only in the master mode	CPU attempted to write to								
		Write: 1 - start sending data in master mode	transmit mode to indicate that we can't	condition	111000	this register while TWINT was low (module was busy)	Enable the I2C module Master module enable bit		Interrupt when TWINT ==					
		0 - start listening in slave mode (TWEA should be 1)	send more data											
		Clock is stretched while TWINT is set in slave mode												
0xBB	TWDR		I.		Data read/write (1 byte	,		•						
0xB9	TWSR				en only when TWINT is 1 (Most of the time e of I2C state machine	es contains last byte present o	n the bus)	TW	PS .					
		Master mode: 0x02/0x01 - (repeated) START transmitt	ed	In slave mode, Initially the o	device is in not addressed slave mode NEA == 1	Slave read mode (address 0x15 - Own SLA+R received	ed): ACK transmitted							
		Those is the states that are entered aft User expected response:	er start of I2C transaction	Slave write mode (addres	sed):	0x16 - Own SLA+R received Arbitration lost in SLA	ACK transmitted; +R/W as Master							
		 Send SLA+W - enters master write i Send SLA+R - enters master read in 	node node	0x0C - Own SLA+W received - Own SLA+W received	ved; ACK transmitted;	 User expected respons Send first byte of DAT 	<u>A.</u>							
		0x07 - Bus arbitration lost when transmit	ting address/data/ack	0x0E - General call address	LA+R/W as Master as received; ACK transmitted as received; ACK transmitted;	(Set TWEA == 0 iff la 0x17 - DATA transmitted; AC								
		and address doesn't match slave When this state is entered, the device User expected response:	e doesn't touch the bus	Arbitration lost in S User expected response	LA+R/W as Master	User expected respo	nse:							
		-> Send START to wait for free bus an -> Do nothing to enter not addressed s	id try again	-> Receive first byte of I	DATA.	-> Send_next byte of DA Set TWEA == 0 iff last	byte							
		(responds to nothing)	siave mode	0x10 - DATA received; ACI		0x18 - DATA transmitted; NA User expected respons		I2C bit rate pr	rescaler value					
		Master write mode: 0x03/0x04 - SLA+W transmitted; ACK/N.	ACK received		K transmitted (after general call)	-> Do nothing to enter no (Expected state after s	addressed slave mode	The interface can work in						
		<u>0x05/0x06</u> - DATA transmitted; ACK/NA/ <u>User expected response</u> :		-> Receive next byte of ACK or NACK it (dep	DATA,	0x19 - Last DATA byte transi		clock to detect being ac						
		-> Send first/next byte of DATA -> Send STOP		0x11 - DATA received; NA	CK transmitted	ACK received User expected respons	2:	the bones (t	he clock)					
		-> <u>Send Repeated START</u> -> <u>Send STOP+START</u>		Those states are en	CK transmitted (after general call) tered after NACKing one byte from state	-> Do nothing to enter n (Not expected state a	ot addressed slave mode fter sending last byte)							
		Master read mode:	ACK received	0xC/0xD/0xE/0xF/0x User expected respons	se:	Other: 0x00 - Bus error due to an ille								
		0x08/0x09 - SLA+R transmitted; ACK/N/ 0x0A/0x0B - DATA received; ACK/NACH User expected response:	K transmitted	-> Do nothing to enter r waiting for STOP or I	not addressed slave mode, REPEATED START	User expected respons -> Set STOP bit (resets	the i2c controller)							
		 Ser expected response: Receive first/next byte of DATA, ACK or NACK it (depends on TWE) 	A)	0x14 - A STOP condition of has been received w	r repeated START condition while still addressed as Slave	0x1F - No relevant state info TWINT = "0", IDLE ar	mation available;							
		-> Send STOP -> Send Repeated START	<u> </u>		when host normally releases the bus	User expected respons								
0.00	T. (D.D.	-> Send STOP+START			not addressed slave mode									
0XB8	TWBR	I2C bit rate for master mode CLK / [16+(TWBR<<(1+TWPS*2))]												
		TWBR should be at least 10 for master mode For slave mode the SCL frequency given, must be at least 16 times less the CPU frequency												
		USART module												
0xCE	UDR1			DV.55 01.1	FIFO Data read/write (1 b	• •								
				-	s. Read from this byte, gets the oldest rec As soon as the shift register is full, it will be	be added to the fifo.								
					very time the shift register is done sending 9 bit internally and RXB01 and TXB81 are									
	UBRR1L UBRR1H				Baud rate (12 bit)									
				Ea	Async mode: CLK / [16*(UBF	RR+1)]. le duration is 1+UBRR								
				E:	nch bit is sampled 16 times, and the sample Async mode + 2X: CLK / [8*(Ul ach bit is sampled 8 times, and the sample	BRR+1)] e duration is 1+UBRR								
					Sync master mode /SPI mode: CLK Sync slave mode: clock is giver									
0xCB	UCSR1D							CTSEN	RTSEN Enable RTS output.					
								Enable CTS sensing. Will delay copying of data	~RTS will be high when RX fifo contains 2 bytes.					
								from TX fifo to shift register when ~CTS line is high	One more byte can be received into the shift					
0xCA	UCSR1C	UMSEL1			UPM1	USBS1	UCSZ11	UCSZ10	register UCPOL					
		Main mode selection: 0 - Async (regular UART)		Parity mode: 0 - Disabled		Stop bit count: 0 - 1 bit	Cha	r size:						
		1 - master/slave sync mode (Bits synced on clock on XCK1 pin, st	art hit still starts RX)	2 - Even 3 - Odd		1 - 2 bits	1 -	6 bit 7 bit	Clock polarity for					
		Direction of XCK1 pin selects master/ 2 - SPI master		NOT USED in SPI mode		NOT USED in SPI mode		bit / 9 bit	sync/SPI mode Same as in SPI module					
		SPI compatible maser sync mode. RX and TX are started at same time	when UDR1 is written.	NOT COLD IN C. THICK			Data order in SPI mode	Clock phase in SPI mode	Same as in SF1 module					
0.7		TX is mandatory, RX is optional and	done if RXEN1 is set				Same as in SPI module	Same as in SPI module						
0xC9	UCSR1B	RXCIE1	TXCIE1	UDRIE1	RXEN1	TXEN1 Transmit enable	UCSZ12	RXB81 9th received bit	TXB81 9th bit to transmit					
		Generate interrupt when RXCIF1 == 1	Generate interrupt when TXCIF1 == 1	Generate interrupt when UDRIF1 == 1	Receive enable disable is immediate, data in RX fifo is	disable will still send all outgoing data and then	9 bit comm mode Only when UCSZ10 ==3 NOT USED in SPI mode	Should be read prior to reading from UDR1	Should be written prior to writing to UDR1					
0xC8	UCSR1A	RXCIF1	TXCIF1	UDRIF1	lost FE1	disable DOR1	PE1	NOT USED in SPI mode U2X1	NOT USED in SPI mode MPCM1					
				TX FIFO has space to		RX Data overrun		2x baud rate	Ignore frames for which address bit (bit 9) is 0					
		RX fifo contains data	TX fully done (TX fifo empty and shift	write to (via UDR1)	RX Frame error (first stop bit of the next character in the	(2 byte receive buffer full, another byte in RX shift	RX Parity error	Decrease number of clock samples from 16 to 8, thus	(meaning that this is data frame)					
		(and can be read via UDR1) (1 or 2 bytes)	register contents sent) Auto cleared by ISR	(via ODRT) (since it is only one byte, this means that it is	receive buffer is zero) NOT USED in SPI mode	register and new start bit detected)	NOT USED in SPI mode	doubling the baud rate	Used for interprocessor communication mode (9 b)					
			, atto sicurcu by ISIX	empty)		NOT USED in SPI mode		Only used in async mode	mode): NOT USED in SPI mode					
					CDI duil									
0x4E	SPIDR				SPI module SPI data									
		Master made:		Read from RX byte buffe	er, Write directly to the shift register, and w		or if SS is low							
		Master mode: TX and RX are started by writing an byte You can read the received byte from this		shift register is fully shifted,	the SPIF is set and transmission halted	Slave mode: First transfer is started when fully shifted out.	SS is pulled low assuming	that SPIDR is already written	and ends when the byte is					
		If ~SS pin is input, and it goes low, the di	-	node (collision detection) an	d also set the SPIF flag	Assuming that SS is still low, You must use external mean								
		,, site it good low, till til	2 10 31446 11	,, socosion, an		doing another write to this re When master pulls ~SS high	ister.							
0x4D	SPSR	SPIF	WCOL						SPI2X					
		SPI interrupt flag. Set when either of the conditions is												
		true: 1. done TX/RX,	Write collision						Double the SPI Lit - 1					
		2. ~SS goes low in master mode (collision detection).	detected: CPU wrote the data						Double the SPI bit rate (for master mode):					
		In this case MSTR bit will be cleared to 0	register while in transfer											
		Cleared when ISR is executed, or when reading SPSR and then SPIDR												
Ux4C	SOCR	SPIE	SPE	DORD	MSTR	CPOL Clock polarity:	CPHA Clock phase:	SPI bitrate (for	master mode):					
			Enable the module	Data order:	SPI Master/Slave mode selector	 0 - leading edge = rising, trailing edge = failing, 	0 Setup on trailing edge	0 - CI 1 - CL	_K / 4 K / 16					
		Trigger interrupt when SPIF == 1	Master module enable bit	0 - LSB shifted first 1 - MSB shifted first	1 - Master mode 0 - Slave mode	idle level = low	Sample on leading edge 1	2 - CL 3 - CLI	K / 64					
			<u> </u>	JD Simed inst	5 - Glave mode	1 - leading edge = failing, trailing edge = rising,	Setup on leading edge, Sample on trailing edge	In slave mode, bit rate is set						
	1		1	I	I	idle level = high	I	no more ti	nan CLK/4					

0xF2	UEBCLX	1			USB module (EP part)						
0xF3	UEBCHX				BYC						
				Will i	Byte count used in ncrease when writing to the bank,	and decrease when reading fro	m it.				
0xF1	UEDATX				DA a IO window to read/write da						
0xEF	UESTA1X				2.5 million to read/write da	- STATE STATE OF THE PARK	CTRDIR	CUR	RBK		
							CONTROL request direction 0 - OUT 1 - IN	Current FIFO bank			
							(for debug/information) R/Q	R/	<u>0</u>		
0xEE	UESTA0X	CFGOK	OVERFI Packet overflow interrupt	UNDERFI FIFO underflow/overflow			SEQ ata packet	NBUS Number of busy ba			
		EP configuration OK bit	Facket overflow interrupt flag Host wrote more data that	interrupt flag: There is no bank available to the		(for debug/	ata packet /information) DATA0	Number of busy ba (banks owned b RX banks will be eventually	y the controller)		
		<u>R/O</u>	bank can hold Must be cleared by ISR	controller to serve the host request Must be cleared by ISR		1 - 0	ATA1	banks can be 'kille R/	d' with KILLBK bit		
0xED	UECFG1X			EPSIZE	I	EF	РВК	ALLOC			
				andnaint huffau //	~ EDSI7F\	Misserbana	accioned to this ED	Allocate memory for this EP Set this bit to trigger FIFO			
			EP 0	endpoint buffer (both banks) (8 - up to 64 bytes x 1 bank (control of up to 256 bytes x 2 banks (or 512)	endpoint)	0 - single	assigned to this EP buffered buffered	memory allocation for this			
		EP26 - up to 32 bytes x 2 banks (or 64 x 1 bank) CONTROL EP probably must be single banked When deallocating non zero EP, the memory of EP with									
0xEC	UECFG0X	higher number slides down EPTYPE EPDIR									
		Type of the EP: 0 - Control Direction of this EP:									
		1 - ISO 1 - ISO 2 - Bulk 3 - Interrupt Not used for control EP									
0xEB	UECONTX	3 - Ir	пенирі	STALLRQ	STALLRQC	RSTDT			EPEN		
				Send STALL on next host request on this EP	Stop sending STALL on next host request on this EP	Reset data toggle bit to DATA0			Enable this EP		
				(will auto reset when host sends SETUP)	Writing to this bit clears the STALLRQ Set this, then reset the EP	Used for resets when CLEAR_FEATURE usb commands asks for this			Disabling an EP, resets it and clears data toggle		
0xF0	UEIENX	FLERRE	NAKINE		NAKOUTE	RXSTPE	RXOUTE	STALLEDE	TXINE		
		Flow error interrupt enable	1-1-			late	1-4.				
		Should only be used for ISO endpoints Interrupt flags in	Interrupt when NAKINI== 1		Interrupt when NAKOUTI== 1	Interrupt when RXSTPI== 1	Interrupt when RXOUTI== 1	Interrupt when STALLDI == 1	Interrupt when TXINI == 1		
0xE8	UEINTX	UESTA0X FIFOCON	NAKINI	RWAL	NAKOUTI	RXSTPI	RXOUTI/KILLBK	STALLDI	TXINI		
JAL O	3E111A	Drop ownership of	DOVIN	Current FIFO bank can be	NAKOU11	INGIFI	Set when current bank		Set when current bank is		
		current FIFO bank Clear to end CPU ownership of current bank	NAK IN sent interrupt flag	read/written	NAK OUT sent interrupt flag	Valid SETUP received	contains OUT data received from the host which can be	STALL was sent to host flag	free and can be filled with IN data		
		and let controller reuse it or send to the host	Must be cleared by ISR	OUT: fifo not empty IN: fifo not full Should not be used for control	Must be cleared by ISR	interrupt flag Must be cleared by ISR	read Must be cleared by ISR For IN endpoint, set this bit to	(in ISO mode: CRC error interrupt flag) Must be cleared by ISR	Data will be given to host when it issues IN		
		Should not be used for control EP		EP			kill last written bank	iviust be cleared by ISK	Must be cleared by ISR		
					USB module (general pa	urt)					
0xF4	UEINT				(300.01 þú	EPINT					
0.5:	UEDOT				Clear	Interrupt bit per EP					
UXEA	UERST				0.1.11	EPRST Reset bit per endpoint					
0	LIENUA.			T		endpoint, and then clear it to cor Data Toggle is unchanged T	ripiete the rest.	EDMINA			
0xE9	UENUM						Selects current	EPNUM EP to access via EP specific re	egisters (05)		
0xE6	UDMFN				FNCERR CRC error in frame number of						
					SOF (start of frame). R/O						
					Set and cleared together with SOFI						
0xE4 0xE5	UDFNUML /H				USB Frame nu Incremented on each valid R/C	Start of Frame packet.					
0xE3	UDADDR	ADDEN			R/G	UADDR					
		Enable the USB address UADDR should be set			F-	USB address	2010				
055	IIDIES:	first, and then ADDEN should be set	LIDDONE	505005		st write here the value the host		Γ	011077		
UXE2	UDIEN		UPRSME Interrupt when	EORSME Interrupt when	WAKEUPE Interrupt when	EORSTE Interrupt when	SOFE Interrupt when		SUSPE Interrupt when		
0xE1	UDINT		UPRSMI== 1 UPRSMI	EORSMI== 1 EORSMI	WAKEUPI== 1 WAKEUPI	EORŜTI== 1 EORSTI	SOFI == 1 SOFI		SUSPI == 1 SUSPI		
					Activity detected on USB bus interrupt flag				Inactivity on USB bus detected interrupt flag		
			Remote wakeup request was sent interrupt flag	Host successfully replied to remote wakeup request	(async)	End of USB reset detected interrupt flag	Valid Start of frame (SOF)		When this bit is set, it		
			Must be cleared by ISR	interrupt flag Must be cleared by ISR	When this bit is set, it clears SUSPI bit automatically	Must be cleared by ISR	detected interrupt flag		clears SUSPI bit automatically		
				made be dicared by ISIX	Must be cleared by ISR otherwise				Must be cleared by ISR otherwise		
0xE0	UDCON					RSTCPU	LSM	RMWKUP	DETACH Detach the device from		
						Reset the AVR cpu on	Low speed mode	Send remote wakeup (can only be done when	the USB bus When set to 1, both USB		
						detection of USB reset signal If set, will reset the CPU on	If set, the USB module will operate in low speed mode - this will connect the	SUSPI is set) Will be sent automatically after 5 seconds of inactivity	bus pull ups will be disconnected, signaling the		
						end of USB reset	corresponding pull-up	when the USB interface is active	host that device is detached This is default on boot		
0xDA	USBINT								VBUSI		
									VBUS level change detected interrupt flag		
0. 5 -	HODOT:								(async) Must be cleared by ISR		
UXD9	USBSTA								VBUS Current measured logic		
									value of VBUS Value is buffered		
0xD8	USBCON	USBE		FRZCLK Freeze USB module clock	OTGPADE				VBUSTE		
		Enable for USB module		When set the USB module clock is halted, however you can still	Enable VBUS pad						
		(except the VBUS pad)		access the USBCON, USBSTA, USBINT, UDCON, UDINT, UDIEN registers and the VBUSI,	If disabled, will not detect any changes in VBUS levels				Interrupt when VBUSI == 1		
0.02	UHWCON			WAKEUPI interrupts work					UVREGE		
UXD/	UNVUUN								Enable USB 3.3V internal		
									regulator (used to create the bus		
		ı	<u> </u>	I	we can NACK him, but we should	I	l	l .	level pullups)		

					EEPROM				
	EEARL/H				EEPROM a	address (12 bit)			
0x40 0x3F	EEDR EECR				EEPROM dat	a (8 bit read/write) EERIE	EEMPE	EEPE	EERE
				EEPROM programming i 0 - erase and write (3.4ms 1 - erase only (1.8ms) 2 - write only (1.8ms)		Interrupt when EEPE == 0	Allow to set EEPE for 4 cycles (allows write to EEPE) Safety bit	Do EEPROM write/erase EEPROM writes/erases are timed from RC oscillator	Execute EEPROM read takes just one CPU cycle Can only be done when no writes are pending
	T				Main interrupts				
0x54	MCUSR			USBRF Reset caused by USB module. Reset on power on and can be reset by software	JTRF Reset caused by JTAG module Reset on power on and can be reset by software	Reset caused by watchdog Reset on power on and can be reset by software. When set, forces WDE to be on	Reset caused by brown out detection Reset on power on and can be reset by software	Reset caused by external reset pin Reset on power on and can be reset by software	PORF Reset caused by power on cleared by software only
0x6B	PCMSK0				Р	CINT	<u> </u>	be reset by soliware	1
0x3B	PCIFR			Bit per PC	RTB pin. A set bit, allows this p	in to trigger PCIF0 flag and interrup	t if enabled		PCIF0 Pin change interrupt flag Auto cleared by ISR
0x68	PCICR								PCIE0
0x6A 0x69	EICRB	ISC3		Interrupt trig 0 - low 1 - any edge 2 Only level interrupt car	ISC6 ger mode for int 6 1- failing edge 3 - rising edge 1- be detected in async mode ISC2	ISC	4	ISC	Interrupt when PCIF ==1
0.000	LICIX	Interrupt trigger m 0 - low 1 - any edge 2 - faili	node for int 3	Interrupt trigg	ger mode for int 2 ! - failing edge 3 - rising edge	Interrupt trigger 0 - low 1 - any edge 2 - fa	mode for int 1	Interrupt trigge 0 - low 1 - any edge 2 - f	r mode for int 0
0x3D	EIMSK		INT6 Interrupt when INTF6 == 1	- " "		INT3 Interrupt when INTF3 == 1	INT2 Interrupt when INTF2 == 1	INT1 Interrupt when INTF1 == 1	INT0 Interrupt when INTF0 == 1
0x3C	EIFR		INTF6 INT6 Flag Auto cleared by ISR			INTT3 INT3 Flag Auto cleared by ISR	INTF2 INTF2 INT2 Flag Auto cleared by ISR	INTF1 INT1 Flag Auto cleared by ISR	INTO Flag INTO can also trigger: 1. timer4 fault protection. 2. ADC Auto cleared by ISR
		Power Management							
0x65	PRR1	PRUSB			PRTIM4 Turn off Timer4	PRTIM3			PRUSASRT1
0x64	PRR0	Turn off USB module PRTWI		PRTIM0	rurn oif Timer4	Turn off Timer3 PRTIM1	PRSPI		Turn off USART PRADC
0x7D	DIDR2	Turn off I2C		Turn off Timer0 ADC13D	ADC12D	Turn off Timer1 ADC11D	Turn off SPI ADC10D	ADC9D	Turn off ADC ADC8D
0x7F	DIDR1			Disable digital functions on ADC13 input	Disable digital functions on ADC12 input	Disable digital functions on ADC11 input	Disable digital functions on ADC10 input	Disable digital functions on ADC9 input	Disable digital functions on ADC8 input AIN0D
0x7E	DIDR0	ADC7D	ADC6D	ADC5D	ADC4D			ADC1D	Disable digital functions on AIN0+ pin ADC0D
OATE	DIDITO	Disable digital functions on ADC7 input	Disable digital functions on ADC6 input	Disable digital functions on ADC5 input	Disable digital functions on ADC4 input			Disable digital functions on ADC1 input	Disable digital functions on ADC0 input
0x53	SMCR					Sleep mode type selection: 0 - IDLE - only CPU clock stopped: 1 - ADC noise reduction - CPU: 2/3 - Powerdown/Powersave - / 6/7 - Standby/Extended standby Always working: int pins, i2c slav	and IO clock stopped, ADC,USI All clock stopped, clock source s - All clocks stopped, clock source	topped irce running	SE Enable SLEEP instruction to enter sleep mode When disabled SLEEP will behave as NOP
					System clock setting	gs			
0x61	CLKPR	CLKPCE Enable clock prescaler change for 4 cycles Safety bit					CLKPs System clock prescaler value Can divide up to inp Default value is loaded	: [input clock >> CLKPS)] ut clock / 256.	
0xC7	CLKSTA							RCON RC oscillator is running Check this after enabling the clock before switching to the	the clock before switching
0xC6	CLKSEL1		RCCLK				EXCKS		to the clock source
0xC5	CLKSEL0	RCSU	RC "clock source" select		EXSUT	RCE	ernal clock selector See fuses EXTE		CLKS
		RC oscillator st (value from Useless to change as used	tartup time fuses)	External cle Will be used next time	ock startup time the external clock is enabled from fuses)	RC Oscillator enable Can be used to change the clock on the fly	External oscillator/clock enable Can be used to change the clock on the fly		Clock selector: 0 - RC oscillator 1 - External clock
0x67	RCCTRL								RCFREQ RC clock divider
									0 - RC has 8Mhz freq 1 - RC has 1Mhz freq
0x66	OSCAL				· ·	libration value			
0x52	PLLFRQ	PINMUX	PLLUSB		Hi-speed PLL (for USB and	d Timer4)	PDIV		
0.02	FELING	PLL input clock mux:	PLL output clock for USB: 0 - PLL FREQ 1 - PLL FREQ / 2	PLL output clock for Tim 0 - Disabled (Timer4 uses 1 - PLL FREQ 2 - PLL FREQ / 1.5 (Has s 3 - PLL FREQ / 2	ner4: system clock)	PLL internal frequency: 3 - 40Mhz 4 - 48Mhz 5 - 56 Mhz 7 - 72Mhz 8 - 80Mhz	FUIV	9 - 88Mhz 10 - 96Mhz PLL must run at 48 Mhz or 96 to be able to use the USB mo	
0x49	PLLCSR				PINDIV Select frequency the of the external clock must run at: 0 - 8Mhz			PLLE Enable the PLL Set/Clear this bit to startup/shutdown the PLL	PLOCK PLL is enabled and locked After you enable the PLL, poll this bit untill it indicates
	<u> </u>	<u></u>		<u></u>		<u> </u>	<u> </u>	<u> </u>	that the PLL is done enabling. R/O
0x60	WDTCSR	WDIF	WDIE Watchdog interrupt	WDP3	Watchdog Timer WDCE Watchdog settings change	WDE	WDP2	WDP1	WDP0
		Watchdog interrupt flag If WDTON fuse is set, this bit will be forced to 0 Auto cleared by ISR routine	enable if WDE==1, WDIE will autoclear on ISR entry, to reset CPU in case another WD event happens prior to this bit being set	4th bit of watchdog clock divider See WDPO. WDP2 for info	enable for 4 cycles Must be written together with WDE = 1 allows change to WDE and prescaler bits Safety bit	Enable reset on Watchdog event, if WDIE is not set. Note that when WDTON fuse set, or if the WD is the reset reason, this bit will be forced to 1	-	Watchdog clock divider: 8 << WDPn) WD oscillator cyc (16< <wdpn) ms="" typical<br="">escillator runs at 128KHz cycle</wdpn)>	
	In== : -				Timer0/Timer1/Timer3 Pr	rescaler	1		
0x43	GTCCR	TSM Keep value written in PRSYNC bit This allows to halt the prescaler							PRSYNC Reset the prescaler. Prescaler will start counting immediately unless TSM is set as well
					Misc				
0x55	MCUCR	JTD Disable JTAG on the fly. Software must write the new value twice within 4 cycles to take effect (for safety)			PUD Disable all pull-ups This bit allow to override enable of all pull-ups to avoid some undesired transitions			IVSEL Move exception handlers table to start of the bootloader	IVCE Enable change to IVSEL bit for 4 clock cycles Disables interrupts Safety bit
0x51	OCDR		Can		ansfer data to the debugger. Wi	bug IO register: hen read, bit 7 indicates that data w		r	
0x3E 0x4A/B	GPIOR0 GPIOR1/2					used with fast IO instructions (SBI an being used with fast IO instruction			
	1 10.11/2			. 3 111 1110 101			v		

				Read	-While-Write Self-Program	ming			
0x57	SPMCSR	SPMIE Do an interrupt when SPMEN is 0 (after 4 cycles it is set or after completion of SPM instruction)	RWWSB Run while write section (application section) is busy (can't execute from it) The section is all but last 2K of flash space	SIGRD Read factory data: (use with SPMEN) LPM/Z = 0: - sig byte 1 LPM/Z = 1: - RC go byte 1 LPM/Z = 2: - sig byte 2 LPM/Z = 3: - sig byte 3	RWWSRE Re-enable run while write section Set to re-enable run while write (application) section after you done flashing it	BLBSET	PGWRT Write a flash page (use with SPMEN) SPM/Z=page address: Write page using temp flash buffer Must write a page that. was just erased Page is 64 bytes on this part	PGERS Erase a flash page (use with SPMEN) SPMZ=page address: Erase an page Writes/Erases are timed from RC oscillator	SPMEN Activate SPMW/rite flash buffer If only SPMEN is written, SPM instruction will store R1:R0 to temp flash buffer addressed by the 2-pointer. Don't store more that once at same location. Store buffer will auto-erase after doing page write or setting RWWSRE
				in-nia	ice Serial Programming	(ISP)			
To enable serial programmin 1. Apply power & clock as usus SCK is held low, or if SCK can powerup, give reset 2 cpu cloc while SCK is low after powerup	al while reset and 't be held low on k positive pulse o is complete	SCK must be at least CPU clock (if CPU of than 12Mhz)	ng enable command st 2x or 3x slower that clock less or greater	* Flash and EEPROM pag	ge writes are done by filling nd then doing a page write. ritten byte at time, and it	* Flash page buffer consists of words, loaded as high and low byte. Low byte must be loaded first	each word has to be	* After each write comusing 0xF0	mand (including erase), poll
Programming commands (sen Read Program Memory (Low) Read Program Memory (High) Read Signature Byte Read Calibration Byte Read Low Fuse bits	0x20	Adr high Adr high 0x00 0x00 0x00	Adr low Adr low Index 0x00 xx	value out value out value out value out value out value out	Programming Enable Chip Erase Program Flash page Program Low Fuse Program High Fuse	0x4C 0x4C 0xAC	0x53 0x(8/9)X Adr high 0xA0 0xA8	xx xx Adr low xx	xx xx xx value in value in
Read Lock bits Read Extended Fuse Bits Read Fuse High bits Read EEPROM	0x58 0x50 0x50 0x58	0x00 0x08 0x08 Adr high	xx xx xx Adr low	value out value out value out value out	Program Extended Fuse Program Lock bits Program EEPROM (Byte) Write EEPROM page buffer	0xAC 0xAC	0xA4 0x(E/F)X Adr high 0x00	xx xx Adr low Page Offset	value in value in value in
Write flash page buffer (Low) Write flash page buffer (High) Load Extended Address Byte	0x40 0x48 0x4D	xx xx 0x00	Page Offset Page Offset Adr ext	value in value in xx	Program EEPROM Page Poll RDY/~BUSY	0xC2 0xF0	Adr high 0x00	Adr low xx	xx value out (bit 0 == 0 iff busy)
Steps to enter programming 0. Apply+5V on AVCC and VC 1. Set low on RESET, 2. Toggle XTAL1 (clock) 6 time 3. set 4 high bits in PORTD to 4. Apply+12V to RESET pin a 5. Wait 50 ms Steps to read/write an regist 1. Set 1 register using XA pins, 1 register part using BS pins DATA if write, 1 DATA if write, 2 Give XTAL a pulse 3. Read value from DATA pins 4. Repeat 1-3 for other parts of the register if needed. 5. Return OE to 1	es 0 for 100 ns nd ec:	Load the comman Load address of t flash: has 3 byte eeprom has 2 by signature/calibr. first column has second column * fuse row doesn't set BS to select w	has the calibration byte need to load an addres hich column to read.	ster ss register has 2 columns as 1 column 3 rows in first row.	 a. load word page offset i b. load data to data regis 	nd to command register and wait for completion and the completion and the command register pe (flash has 2 byte words, eeprom 1 byte (flash has 2 byte words, eeprom 1 byte using BS for flash) as the completion of the address register (only low byte using BS for flash) as the flash buffer by issuing a high pulse on PA to the address register or eeprom) and wait for completion	ually),	2. Set BS1/BS2 to the * Fuse: 0 - low, 1 - hi * Lock: 0 3. Set ~OE to high, DA 4. Give WR negative p Each fuse byte can be Wait:	to the command register byte address to write: gh, 2 - extended TA to the value to write ulse and wait for completion written separately ds, wait till ~BUSY pin is high
Set pins as written below, set A	AVCC and VCC to	+5V. All other pins sh	ould be left floating						
PD7 PAGEL Move flash data register to programming page buffer at address given by address register	PD6 XA1 Select internal reread/write from/tpulse: 0 - address (24 bi	to DATA on XTAL	Select offset in the re	ess: select address byte w/high byte to load one to read (Cal = 1)	PD3 -WR Execute write/erase Low Pulse on this pin executes flash/eeprom/fuse	PD2 ~OE Select DATA bus direction: 0 - DATA is output 1 - DATA is input	PD1 RDY / ~BUSY Indicates completenes of write/erase command: 0 - device busy	XTAL1 XTAL Pulse on this pin loads the programming command / data	RESET ~RESET Used with +12V to enter programming mode (see above)
Address register must be set to page offset. Data register set with data to program. Then give this pin high pulse. Must be low during. programming entry. (Those pins are inputs)	byte)	S selects the byte) ister (8 bit)	Lock write: 0 - only offset Fuse read: 0 - low, 1 - lock, 2-extended, 3-high Should be set to 0 when unused. Must be low during programming entry. Those pins are inputs)		write/erase For flash wites don't forget to load the flash buffer (This pin is input)	Return the value of this input to 1 when not used to avoid trouble (this pin is input)	programming 1 - device ready for new command (this pin is output)	Set XA.BS and in case of input the DATA first (This pin is input)	
	I.				Port B it data bus for read or write E selects the direction of this				
Programming commands: Chip erase com Flash/EEPROM read c Flash/EEPROM write c	ommands:	0x80 - Load Chip er 0x02 - Load Read F 0x03 - Load Read E 0x10 - Load Write F 0x11 - Load Write E	LASH command EPROM command LASH command		Special row	read/write commands:	0x04 - Load Read fuse ar 0x40 - Load Write fuse bi 0x08 - Load Read signatu 0x20 - Load Write lock bit 0x00 - No command	ts command ure and calibration byte	
0	LOW	CKDIV8 Set main clock prescaler to divide input clock by 8	CKOUT Enable main CPU clock output on CLK0 pin	Startup clock s	tartup time delay	External clock selector: 0 - TTL clock on XTAL0 1 - RC oscillator 2 - Low frequency crystal (watch crystal + Low power crystal (0.4 - 0.9 Mhz) 5 - Low power crystal (0.9 - 3.0 Mhz) 6 - Low power crystal (3.0 - 8.0 Mhz) 7 - Low power crystal (3.0 - 16.0 Mhz)			CKSEL[0] - affects clock startup time (See table below)
2	EXTENDED	1	1	BLB11 LPM of bootloader section lock 1 - no lock 0 - LPM in application section can't read data from bootloader section	SPM of bootloader section lock 1 - no lock 0 - SPM not allowed to write bootloader section	BLB02 LPM for application section lock 1 - no lock 0 - LPM in bootloader section can't read data from application section	BLB01 SPM for application section lock 1 - no lock 0 - SPM not allowed to write application section	LB2 Programming lock 3 - no lock 2 - programming disab 0 -in addition, lock bits (These bits can't be se Only way out is chip BODLEVEL	are locked t with SPM)
		1	1	1	1	boot vector at start of bootloader section by setting it to LOW value	7 - disabled 6 - 1.8V 2.0V 2.2V 5 - 2.0V 2.2V 2.4V	4 - 2.2V 2.4V 2.6V 3 - 2.4V 2.6V 2.8V 2 - 3.2V 3.4V 3.6V	1 - 3.3V 3.5V 3.7V 0 - 4.0V 4.3V 4.5V Compare vs internal bandgap
3	нісн	OCD enable/disable 1 - Disable OCD 0 - Enable OCD	JTAGEN JTAG enable/disable 1 - Disable JTAG 0 - Enable JTAG JTAG must be enabled when OCD is enabled	1- Disable 0 - Enable Can't be set to 1 from serial programming mode	WDTON Force enable the watchdog 1 - Watchdog on when enabled by the CPU 0 - Watchdog always on and in reset mode	EESAVE Frase EEPROM on chip erase 1 - EEPROM preserved 0 - EEPROM is erased	BOOT Size/Start of bootlos ROMEND - (2048	ader area in bytes	BOOTRST Move the boot vectror from 0 to start of the bootloader section 1 - boot vector at 0 0 - boot vector at start of bootloader section
		Startup from	1	rtup clock time delay (CK	timed from the clock, del	ay timed from WD oscillator)	Otata de C	A district	
		,	Additional delay from	CKSEL[0], SUT[1:0]		Scenario	Startup from powerdown/powersave	Additional delay from reset	CKSEL[0], SUT[1:0]
	Scenario BOD on	powerdown/powers ave 6CK	reset 14CK	000			258CK	14CK + 4.1ms	000
External clock / RC oscillator	BOD on Fast rising power Slowly rising pwr	ave 6CK 6CK 6CK	14CK 14CK + 4.1ms 14CK + 65ms	001 010		Ceramic resonator, slowly rising power Ceramic resonator, BOD on	258CK 1K CK	14CK + 65ms	001 010
	BOD on Fast rising power	ave 6CK 6CK 6CK 1K CK 1K CK 1K CK	14CK 14CK + 4.1ms	001	- Low power oscillator	Ceramic resonator, slowly rising power	258CK	14CK + 65ms	001

	JTAG general (Mandatory)								
<u>OP</u>	DP Instruction name Description Register selected Capture DR Update DR Run Test/Idle								
0x1	IDCODE	Reads chip ID	Boundary scan register (88 bits) - (see below)	Boundary scan register is is loaded with Chip ID					
0xF	BYPASS	Enables TDI/TDO bypass	Bypass register (1 bit) Register is connected directly, so update in Shift DR state is done immediately	Loads 0 to BYPASS register when leaving this state This allows to disable the bypass using TMS input only					
0xC	RESET	Enters/Exits reset state	Reset register (1 bit) Register is connected directly, so update in Shift DR state is done immediately						
	JTAG Boundary scan (Mandatory)								
ΔD	Instruction name	Deceription	Beginter colouted	Conture DB	Undata DD	Bun Teet/Idle			

	RESET	Enters/Exits res	set state			in Shift DR sta											
								oundary sca	n (Mandato	•							
2	Instruction name		Descript	tion		Re	gister selecte	<u>d</u>		Capture DR			Update DR			Run Test/Idle	
0	EXTEST	loaded to the IF	are connected to p R, and only this insuse, USE SAMPLI	struction		Boundary sca (see below)	an register (88	bits)	Boundary s pin state.	can register is lo	paded with	Updates the out from Boundary s		r all pins			
2	SAMPLE_PRELOAD	Read boundary	/, and preloads the	latches for the	e EXTEST	Boundary sca (see below)	an register (88	bits)	Boundary scan register is loaded with pin state. Updates the output latches for all pins from Boundary scan registers. However since this isn't EXTEST instruction, the output latches are not connected to the pins			ST					
	Non reserved bits in the	boundary scan o	described below.														
	DIR bit corresponds to in	put/output (DDF	R) and DATA bit to	the PORTX v	alue (pullup for	the inputs, and	output value f	or the outputs)								
	All reserved bits should b	oe kept to 0															
	RSTT is observe only va	lue of the reset I	iogic														
	67	68	69	70	71	72	73	74	75	76	6 77	78	79	80	81		82
	PB7.DIR	PB7.DATA	PB6.DIR	PB6.DATA	PB5.DIR	PB5.DATA	PB4.DIR	PB4.DATA	PB3.DIR	PB3.DATA	PB2.DIR	PB2.DATA	PB1.DIR	PB1.DATA	PB0.DIR	PB0.DATA	
			•														
Γ	46	47	48	3 49	50	51	52	53	54	55	5 56	57	7 58	59	60		61
	PD7.DIR	PD7.DATA	PD6.DIR	PD6.DATA	PD5.DIR	PD5.DATA	PD4.DIR	PD4.DATA	PD3.DIR	PD3.DATA	PD2.DIR	PD2.DATA	PD1.DIR	PD1.DATA	PD0.DIR	PD0.DATA	
Т	62		2	2 3	0	1		87	88	24	4 25	1	26	27	28	29	
- 1	RSTT		PF1.DIR	PF1.DATA	1	PF0.DATA		PE6.DIR	PE6.DATA		PE2.DATA	1	PC7.DIR		PC6.DIR	PC6.DATA	

			JTAG Memory programm	ing (Vendor/Public)		
<u>OP</u>	Instruction name	<u>Description</u>	Register selected	Capture DR	Update DR	Run Test/Idle
0x4	PROG_ENABLE		Flash enable signature register (16 bits)		Flash enable signature register is checked against enable signature 0xA370	
0x5	PROG_COMMANDS	Apply inputs to the flash programming unit This is more or less the same as setting the pins in HVPP mode	Flash program register Low 8 bit DATA, high 7 bit command (see below)	Flash program register is updated with result from the flash unit	Flash program register value is applied to	Flash unit is executing the command (usually only one clock) Same as pulsing XTAL in Parallel programming
0x6	PROG_PAGELOAD	Write data to flash program buffer This can be used to do faster write of the flash data buffer Instead of dong the slow HVPP like procedure, Each such command writes a byte to the buffer (toggles, high/low, automatically) You only need to specify full page aligned address prior to, using this instruction	Flash program register (low 8 bit)		Flash page buffer is written byte after byte	You need 11 TCK clocks for the write to be done from the moment you entered UpdateDR state. If less was sent, spend some of the clocks in this state
0x7	PROG_PAGEREAD Read data from flash (up to a page) This can be used to do faster read of the flash rather that using HVPP like procedure. You only need to setup the full page aligned address prior to sending this command		Flash program register (low 8 bit)	Flash is read byte, after byte		

Programming register - each bit is mostly same as input in HVPP. <u>Differences highlighted.</u>

PAGEL	XA1	XA0	BS2	BS1	~WR / ~BUSY	~OE
	Select internal flash register to		Select offset in the register / command	sub-argument:		Select DATA bus direction
programming page buffer	As in HVPP		As in HVPP		write/erase	(as in HVPP)
at address given by					(as in HVPP)	l
address register						Return the value of this bit to 1
As in HVPP					Read: After starting a write, poll until	(meaning input direction) when not used to
					bit has high value	avoid trouble
					(as in HVPP)	
						Register read/write will happen in run-
						test/idle state.

	JTAG On chip debug (Vendor/Private)									
<u>OP</u>	Instruction name	<u>Description</u> <u>Register selected</u> <u>Capture DR</u>		Update DR	Run Test/Idle					
0x8	HALT	Forces the CPU to halt								
0x9	CONTINUE	Resumes the CPU execution								
0xA	EXEC_INSTR	Runs an AVR instruction	Internal scan chain (16 bit)	Capture PC to Internal scan chain		AVR CPU is executing the instruction (let debugger be in this state for # of cycles needed)				
0xB		Reads/write Breakpoint scan chain which allows access to OCD registers	Breakpoint scan chain: 1 bit RW, then 4 bits register, then 16 bits register value	Capture result from breakpoint unit to the chain	Apply breakpoint chain to breakpoint unit					

Breakpoint scan chain registers:

<u>To read an OCD register, first write its address + R bit, enter UpdateDR state, then read the register</u>

0x0	PSB0							Pi	rogram single	e breakpoint 0							
0x1	PSB1		Program single breakpoint 1														
0x2	PDMSB							Program	n/Data Mask	or Single breakp	oint						
0x3	PDSB							Progr	ram/Data or	Single Breakpoin	t						_
0x8	BCR	RUNTIMER PC24 SSTE		SSTEP	FLOW PSB0_M		PSB1_M	PDMSB_M		PDSB_M PDMSB_BC		;	PDSB_BC		BCR2	BCR1	BCR0
		Enable timers to run while stopped	Selects between reading PC+2 and PC+4 during a Break	single	Enable break on flow change	PSB0 mode: 0 - disabled 1 - enabled		PDMSB mode: 0 - disabled 1 - enabled 2 - mask for PDSB		PDSB mode: 0 - disabled 1 - enabled	PDMSB break condition: 3 - code breakpoint 2 - data read/write 1 - data write 0 - data read		PDSB break condition: 3 - code breakpoint 2 - data read/write 1 - data write 0 - data read		?	?	
)x9	BSR								STEPB	FLOWB	PSB0B	PSB1B	PDMSBB	PDSBB	BSR2	HALTB	BREAKE
										Break due to flow change		Break due to PSB1 hit	Break due to PDMSB hit	Break due to PDSB hit	?	Break due to HALT JTAG instruction	Break du BREAK instruction the code
ЭхC	OCDR				OCDR val												
)xD	OCDC	OCDRE															
		Enable OCDR	?	?	?	?	?	?	?	?	?	?	?	?	?	?	?