Jaehoon Shim Seongyeop Jeong Ilkueon Kang Wookje Han Jinsol Park

(snucsl.ta@gmail.com)

Systems Software & Architecture Lab.

Seoul National University

Fall 2022

4190.308:


Computer Architecture

Lab. 4



- A 5-stage pipelined RISC-V Simulator
- It consists of
 - IF: Instruction fetch
 - ID: Instruction decode
 - EX: Execute
 - MM: Memory access
 - WB: Writeback

IF	ID	EX	MM	WB		
	IF	D	EX	MM	WB	
		IF	ID	EX	MM	WB



Overall simulator architecture

- snurisc5.py: It parses arguments from the user and controls the overall simulation
- program.py: It loads the contents of the input RISC-V executable file to imem
- pipe.py: It controls the actual execution of the simulation
- stages.py: It contains the datapath information for each stage and the control logic
- components.py: It has various hardware components such as RegisterFile, Register, Memory, ALU, and Adder
- isa.py: It has definition of each instructions and decoding logic for RISC-V instruction set
- consts.py: It defines various constants used throughout the simulator

class Pipe (in datapath.py)

```
def set_stages(cpu, stages):
    Pipe.cpu = cpu
    Pipe.stages = stages
    Pipe.IF = stages[S_IF]
    Pipe.ID = stages[S_ID]
    Pipe.EX = stages[S_EX]
    Pipe.MM = stages[S_MM]
    Pipe.WB = stages[S_WB]
```

Each points to the corresponding objects of IF, ID, EX, MM, and WB classes

```
def run(entry point):
             IF.reg_pc = entry_point
             while True:
                 Pipe.WB.compute()
                 Pipe.MM.compute()
Reverse order due to
  dependence of
                  Pipe.EX.compute()
 hazard/forwarding
                 Pipe.ID.compute()
    detection
                 Pipe.IF.compute()
                 # Update states
                 Pipe.IF.update()
                 Pipe.ID.update()
                 Pipe.EX.update()
                 Pipe.MM.update()
                  ok = Pipe.WB.update()
```

Manipulation of signals using some combinational logic performed inside of the stage

Contents of the pipeline registers are updated


```
if not ok:
    break
```

- Naming convention
- Pipeline registers
 - Implemented as class variables
 - → referenced as [class name].[variable name]
 - Prefix 'reg_' is added


e.g., EX.reg_pc: pipeline register 'reg_pc' between ID and EX stage

- Internal signals within a stage
 - Implemented as instance variables
 - > referenced as self.[variable name] or Pipe.[class name].[variable name]

e.g., self.pc defined in the ID stage can be referenced as Pipe.ID.pc



- Usage conventions
 - When you want to pass the pipeline register to next stage,



- For more detailed information, refer to SNURISC5 github
 - pyrisc/pipe5/README.md
 - pyrisc/pipe5/GUIDE.md

Specifications

Overview

- [Part I] Supporting push & pop instructions
- [Part 2] Branch Prediction with Branch Target Buffer (BTB)
- [Part 3] Design Document

[Part I] Supporting push & pop instructions


Supporting push & pop instructions with 5-stage pipelined RISC-V processor simulator

- Push, Pop: instructions to access data in the stack memory
- Not originally part of the RISC-V architecture set

```
push reg: R[sp] \leftarrow R[sp] - 4
M[R[sp]] \leftarrow R[reg]
```

 $R[sp] \leftarrow R[sp] + 4$

- We encoded push & pop instructions in R-type format
 - Argument of push is encoded in the rs2 field (value will be written to memory like sw instruction)
 - Argument of pop is encoded in the rd field



Forward sp	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020 push t0 push & pop recompose pop t1 sp before recompose pop t1	IF quires the vector of the stage of the sta	ID IF value of								

Forward sp	I	2	3	4	5	6	7	8	9	10
	IF quires the v re EX stage rwarded		ID IF		able now!	be decremen	ted at EX sta	age		

Forward sp	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020 push t0 push & pop recompose pop t1 sp before → for	IF quires the vere EX stage rwarded		EX ID IF	sp forw EX ID		pop, sp need			X stage	

Forward sp	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020 push t0 push & pop re pop t1 sp befo → fo	IF quires the vertical reference of the vert	ID IF ralue of	EX ID IF	sp forv EX ID	varded sp forwarded	arded				

Forward sp	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020 push t0 push & pop receptor of the pop t1 sp before the pop to the pop	IF quires the v re EX stage rwarded	ID IF ralue of	EX ID IF	sp forv EX ID	sp forwa	WB arded IYIIY	WB			

Load-use hazard	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020 push zero pop t0 push t0	IF	ID IF	ID IF	sp forv EX ID IF	varded					

Load-use hazard	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	Value is r	now pushed	to stack on d	mem	
pop t0			IF	ID	sp forwar	ded				
push t0				IF	ID					
p sides.										

Load-use hazard	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	WB				
pop t0			IF	ID	EX	MM		known only e of pop is d		
push t0				IF	ID	ID			t needed in	the EX
P 412.14							stage, we	stall just like	the load-use	e hazard

Load-use hazard	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	WB				
pop t0			IF	ID	EX	MM	t0 forwa	arded		
push t0				IF	ID	ID	EX	ar ded		
•										

Load-use hazard	I	2	3	4	5	6	7	8	9	10
lui sp, 0x80020	IF	ID	EX	MM	WB					
push zero		IF	ID	EX	MM	WB				
pop t0			IF	ID	EX	MM	WB			
push t0				IF	ID	ID	EX	MM	WB	
p a.c cc										

[Part 2] Branch Prediction with Branch Target Buffer

Branch Prediction with Branch Target Buffer (BTB)

- Current pipelined processor uses an always-not-taken branch prediction scheme
- Two cycles are wasted when the branch is taken

Always-not-taken	I	2	3	4	5	6	7	8	9	10
beq t0, t0, L1	IF	ID MI	EX SPREDICTI	MM	WB		always pred t fetch instru			
add t1, t2, t3		IF "	IP I	BUBBLE	BUBBLE	BUBBLE				
addi t1, t1, -1			IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE			
• • •										
L1: sub t5, t6, t3				IF	ID	EX	MM	WB		
xori t5, t5, 1					IF	ID	EX	MM	WB	
add t6, t6, t5						IF	ID	EX	MM	WB

Branch Prediction with Branch Target Buffer (BTB)

Use a branch predictor to increase the chances of fetching the right instruction after a branch

Right Prediction	l	2	3	4	5	6	7	8	9	10
beq t0, t0, L1	IF	ID	EX	MM	WB					
add t1, t2, t3		at branch w								
addi t1, t1, -1		n the IF stag								
• • •		right instru target add								
L1: sub t5, t6, t3		IF	ID	EX	MM	WB				
xori t5, t5, 1			IF	ID	EX	MM	WB			
add t6, t6, t5				IF	ID	EX	MM	WB	No cycles	wasted!:)

The Branch Target Buffer (BTB)

- Caches recent information on taken branches
 - Valid bit: 0 or 1. Indicates whether the corresponding entry has valid information
 - Tag: Represent the address of a branch instruction
 - Target Address: Address to jump to when the branch is taken.

		Valid Bit	Tag	Target Address
	Index 0			
$N = 2^k$ entries		•••	•••	•••
	Index N-I			

1) Encounter a branch instruction (IF stage)

```
PC → 0x80000004 beq t0, t0, L1
0x80000008 add t1, t2, t3
0x8000000c addi t1, t1, -1
...
0x80000024 L1: sub t5, t6, t3
```

1) Encounter a branch instruction (IF stage)

```
PC → 0x80000004 beq t0, t0, L1
0x80000008 add t1, t2, t3
0x8000000c addi t1, t1, -1
...
0x80000024 L1: sub t5, t6, t3
```

Last two bits not considered because they are always 0b00

```
2) Calculate the tag and index from the PC

Remaining 32-(k+2) bits \rightarrow this becomes the tag

0b1000 0000 0000 0000 0000 0000 0100

If k=4 \rightarrow this becomes the index
```

Last two bits not considered because they are always 0b00

1) Encounter a branch instruction (IF stage)

PC →0x80000004 beq t0, t0, L1
0x80000008 add t1, t2, t3
0x8000000c addi t1, t1, -1

. . .

0x80000024

L1: sub t5, t6, t3

2) Calculate the tag and index from the PC

Remaining 32-(k+2) bits \rightarrow this becomes the tag

0b1000 0000 0000 0000 0000 0000 0100

If k=4 \rightarrow this becomes the index

3) Check the corresponding entry in the BTB

$$N = 2^k \begin{cases} Index 0 \\ Index I \end{cases}$$

$$Index N-I$$

Valid Bit	Tag	Target Address
1	0×2000000	0×80000024
•••	•••	

Last two bits not considered because they are always 0b00

1) Encounter a branch instruction (IF stage)

. . .

0x80000024

3) Check the corresponding entry in the BTB

$$N = 2^k \begin{cases} Index 0 \\ Index I \end{cases}$$

$$Index N-I$$

Valid Bit	Tag	Target Address
I	0×2000000	0×80000024
•••	•••	

Remaining 32-(k+2) bits → this becomes the <u>tag</u> 0b1000 0000 0000 0000 0000 0000 0100

2) Calculate the tag and index from the PC

4) Fetch next instruction from target address

0x80000004	beq	t0,	t0,	L1
0x80000008	add	t1,	t2,	t3
0x8000000c	addi	t1,	t1,	-1
	• • •			
→ 0x80000024	L1: sub	t5.	t6.	t3

If $k=4 \rightarrow$ this becomes the **index**

IF	ID	EX	MM	WB
bne	addi	li		

	ı	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
0x80000000 li t0,3	IF	ID	EX													1
0x80000004 L0: addi t0, t0, -1		IF	ID													
0x80000008 bne t0, x0, L0		В	IF TB is en	npty, so j	ust fetch	instruct	ions froi	n PC+4								
0x8000000c sub t1, t0, x0																
0x8000000f ebreak																

Index	Valid	Tag	Target Addr					

IF	ID	EX	MM	WB		
sub	bne	addi	li			

	I	2	3	4	5	6	7	8	9	10	П	12	13	14	15
0x80000000 li t0, 3 0x80000004 L0: addi t0, t0, -1	IF	ID IF	EX ID	MM EX											
0x80000008 bne t0, x0, L0			IF	ID											
0x8000000c sub t1, t0, x0				IF											
0x8000000f ebreak															

K=4

Index	Valid	Tag	Target Addr
2	I	0×2000000	0×80000004

IF	D	EX	MM	WB
ebrk	sub	bne	addi	li

	I	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0x80000000 li t0, 3 0x80000004 L0: addi t0, t0, -1	IF	ID IF	EX ID	MM EX	WB MM										
0x80000008 bne t0, x0, L0			IF	ID	EX	I) L	(stage of Jpdate the lush inst	ne BTB e	entry			taken			
0x8000000c sub t1, t0, x0				IF	ID										
0x8000000f ebreak					IF										

K=4

Index	Valid	Tag	Target Addr
2	I	0×2000000	0×8000004

IF	D	EX	MM	WB		
addi	BUB	BUB	bne	addi		

	ı	2	3	4	5	6	7	8	9	10	П	12	13	14	15
0x80000000 li t0,3	IF	ID	EX	MM	WB										
0x80000004 L0: addi t0, t0, -1		IF	ID	EX	MM	WB	Ne	xt instru	ction is f	fetched f	rom the	target a	ddress		
												6 u			
0x80000008 bne t0, x0, L0			IF	ID	EX	MM									
0x8000000c sub t1, t0, x0				IF	ID	BUBBLE		rrectly for		god					
0x8000000f ebreak					IF	BUBBLE		BUBBLE		Rea					

K=4

Index	Valid	Tag	Target Addr
2	I	0×2000000	0×80000004

IF	D	EX	MM	WB
bne	addi	BUB	BUB	bne

	l	2	3	4	5	6	7	8	9	10	П	12	13	14	15
0x80000000 li t0, 3 0x80000004 L0: addi t0, t0, -1	IF	ID IF	EX ID	MM EX	WB MM	WB									
						IF	ID								
0x80000008 bne t0, x0, L0			IF	ID	EX	MM	WB IF	I)	Index is	$2 \rightarrow get$		BTB wit			8
0x8000000c sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	3)	Valid bit Tag mato V let's fet	ches !!	action fro	om 0x80	000004	!	
0x8000000f ebreak					IF	BUBBLE	BUBBLE								

Index	Valid	Tag	Target Addr
2	I	0×2000000	0×8000004

IF	D	EX	MM	WB
addi	bne	addi	BUB	BUB

		2	3	4	5	6	7	8	9	10	П	12	13	14	15
0x80000000 li t0,3	IF	ID	EX	MM	WB										
0x80000004 L0: addi t0, t0, -1		IF	ID	EX	MM	WB									
						IF	ID	EX							
								IF		tion is fe prediction		om 0x80	000004	accordin	g
0x80000008 bne t0, x0, L0			IF	ID	EX	MM	WB								
							IF	ID							
0x8000000c sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	BUBBLE							
0,0000000															
0x8000000f ebreak					IF	BUBBLE	BUBBLE	BUBBLE							

Index	Valid	Tag	Target Addr
2	I	0×2000000	0×8000004

IF	D	EX	MM	WB
bne	addi	bne	addi	BUB

		ı	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0x80000000	li t0,3	IF	ID	EX	MM	WB										
0x80000004 L0:	addi t0, t0, -1		IF	ID	EX	MM	WB									
							IF	ID	EX	MM						
									IF	ID	1 <i>[</i>	in the E	X stage.	We are a	able to d	etermine
												he bran				
0x80000008	bne t0, x0, L0			IF	ID	EX	MM	WB				he targe ve predic				e as what
								IF	ID	EX		we do n				e IF and
										IF \	12 344	800.				
										\ 	Meany	l vhile, we	look at	the BTB	, and feto	ch the
0x8000000c	sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	BUBBLE		next ii	nstructio I	n from ()×80000(004. I	
0x8000000f	ebreak					IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE						

Index	Valid	Tag	Target Addr
2	ı	0×2000000	0×8000004

IF	ID	EX	MM	WB
addi	bne	addi	bne	addi

		I	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0×80000000	li t0,3	IF	ID	EX	MM	WB										
0x80000004 L6	0: addi t0, t0, -1		IF	ID	EX	MM	WB									
							IF	ID	EX	MM	WB					
									IF	ID	EX					
											IF		tion is fe ing to th		om 0x80	000004
0x80000008	bne t0, x0, L0			IF	ID	EX	MM	WB				accord		e predic		
								IF	ID	EX	MM					
										IF	ID					
0x8000000c	sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	BUBBLE							
0x8000000f	ebreak					IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE						

Index	Valid	Tag	Target Addr
2	0	0×2000000	0×80000004

IF	D	EX	MM	WB
bne	addi	bne	addi	bne

	l	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0x8000000 li t0,3	IF	ID	EX	MM	WB										
0x80000004 L0: addi t0, t0, -1		IF	ID	EX	MM	WB									
						IF	ID	EX	MM	WB					
								IF	ID	EX	MM				
										IF	ID				
0x80000008 bne t0, x0, L0			IF	ID	EX	MM	WB								
							IF	ID	EX	MM	WB				
									IF	ID	EX	At this	point, v	ve find o was wro	ut that
											IF	t0 ==	×0)		
0x8000000c sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	BUBBLE						valid bit lush inst	in the ructions
												in the	IF and IE) stages.	
0x8000000f ebreak					IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE						

Index	Valid	Tag	Target Addr
2	0	0×2000000	0×80000004

IF	ID	EX	MM	WB
sub	BUB	BUB	bne	addi

		I	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0x80000000	li t0,3	IF	ID	EX	MM	WB										
0x80000004 L0:	addi t0, t0, -1		IF	ID	EX	MM	WB									
							IF	ID	EX	MM	WB					
									IF	ID	EX	MM	WB			
											IF	ID	BUBBLE			
0x80000008	bne t0, x0, L0			IF	ID	EX	MM	WB								
								IF	ID	EX	MM	WB				
										IF	ID	EX	MM			
												IF	BUBBLE			
0x8000000c	sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	BUBBLE							
													IF	Fetch to proper		nstruction
0x8000000f	ebreak					IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE					,	

Index	Valid	Tag	Target Addr
2	0	0×2000000	0×80000004

IF	ID	EX	MM	WB
_	-	ebrk	sub	BUB

	I	2	3	4	5	6	7	8	9	10	П	12	13	14	15
0x80000000 li t0,3	Ŧ	D	EX	MM	WB										
0x80000004 L0: addi t0, t0, -1		IF	ID	EX	MM	WB									
						IF	ID	EX	MM	WB					
								IF	ID	EX	MM	WB			
										IF	ID	BUBBLE	BUBBLE	BUBBLE	
0x80000008 bne t0, x0, L0			IF	ID	EX	MM	WB								
							IF	ID	EX	MM	WB				
									IF	ID	EX	MM	WB		
											IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE
0x8000000c sub t1, t0, x0				IF	ID	BUBBLE	BUBBLE	BUBBLE							
												IF	ID	EX	MM
0x8000000f ebreak					IF	BUBBLE	BUBBLE	BUBBLE	BUBBLE						

Restrictions

- The BTB is checked in the IF stage in the compute(self) function
- The BTB is updated in the EX stage in the update(self) function

- There can be a case when the fetched instruction is correct, even though the prediction was wrong (e.g. jumping to PC+4)
 - In such cases, even though it is inefficient, flush the instructions in the IF and ID stages.

[Part 3] Design Document

Part 3 (20 Points)

Design Document for your modifications

- About Part I: When do the new data hazards occur due to the push and pop instructions and how do you deal with them?
- About Part 2: How do you implement the branch prediction using the BTB?

Refer to the README for further specifications.

How build GNU toolchain

PyRISC

- It provides various RISC-V toolset written in Python
- It has snurisc, a RISC-V instruction set simulator that supports most of RV32I base instruction set (32-bit version!)
- You should work on either Linux or MacOS
 - We highly recommend you to use Ubuntu 18.04 LTS or later
- For Windows, we recommend installing WSL(Windows Subsystem for Linux) and Ubuntu

PyRISC Prerequisites

- PyRISC toolset requires Python version 3.6 or higher.
- You should install Python modules(numpy, pyelftools)
 For Ubuntu 18.04 LTS,

```
$ sudo apt-get install python3-numpy python3-pyelftools
```

For MacOS,

\$ pip install numpy pyelftools

RISC-V GNU toolchain

- In order to work with the PyRISC toolset, you need to build a RISC-V GNU toolchain for the RV32I instruction set
- We have added a patch to enable push and pop instructions

Please take the following steps to build it on your machine

Building RISC-V GNU toolchain

I. Install prerequisite packages

For Ubuntu 18.04 LTS,

```
$ sudo apt-get install autoconf automake autotools-dev curl libmpc-dev
$ sudo apt-get install libmpfr-dev libgmp-dev gawk build-essential bison flex
$ sudo apt-get install texinfo gperf libtool patchutils bc zlib1g-dev libexpat-dev
```

For MacOS,

\$ brew install gawk gnu-sed gmp mpfr libmpc isl zlib expat

Building RISC-V GNU toolchain

2. Download the RISC-V GNU Toolchain from Github

```
$ git clone --recursive https://github.com/riscv/riscv-gnu-toolchain
```

3. Use the patch to enable push & pop instructions

```
$ cp ~/ca-pa4/patch/pushpop.patch ~/riscv-gnu-toolchain
$ cd ~/riscv-gnu-toolchain
$ patch -p1 < ./pushpop.patch</pre>
```

Building RISC-V GNU toolchain

4. Configure the RISC-V GNU toolchain

```
$ cd riscv-gnu-toolchain
$ mkdir build
$ cd build
$ ../configure --prefix=/opt/riscv --with-arch=rv32i
```

5. Compile and install them

```
$ sudo make
```

6. Add /opt/riscv/bin in your PATH

```
$ export PATH=/opt/riscv/bin:$PATH
```

Skeleton & How to run

Skeleton

We provide you with push and pop encodings and masks in isa.py

```
# Instruction Encodings
PUSH = WORD(0b000001000000000000000001101011)
POP = WORD(0b000001000000000000000001101011)

# Instruction Masks
PUSH_MASK = WORD(0b1111111100000000001111000001111111)
POP_MASK = WORD(0b111111110000000000111000001111111)

# ISA table
PUSH : [ "push", PUSH_MASK, R_TYPE, CL_MEM, ]
POP : [ "pop", POP_MASK, R_TYPE, CL_MEM, ]
```

Running RISC-V executable file

- To run test codes
 - Make the assembly test cases in asm/ into an executable file
 - Use the -I option for log level, and -b option for defining k for BTB

```
$ cd asm/ && make && cd ../
$ ./snurisc5.py -1 4 -b 7 asm/ex4
```

Restrictions

- You should not change any files other than stages.py
- Your stages.py file should <u>not contain any print() function even in</u> comment lines

- You should not introduce unnecessary pipeline stalls.
- Your code should finish within a reasonable number of of cycles.
 - If your simulator runs beyond the predefined threshold, you will get the TIMEOUT error.

Submission

- Due: I1:59PM, December 18 (Sunday)
 - The sys server will be closed at 11:59PM on December 22nd. This is the firm deadline.
 - This is the final project, so feel free to use all your remaining slip days
 - Only the upload submitted before the deadline will receive the full credit. 25% of the credit will be deducted for every single day delay.
- Submit the stages.py file to the submission server
- Also, submit the design document(in PDF file only) to the submission server
- The submitted code will NOT be graded instantly. Instead, it will be graded every four hours (12:00am, 4:00am, 8:00am, 12:00pm, 4:00pm, 8:00pm). You may submit multiple versions, but only the last version will be graded.

Logistics

- Part I (40) + Part 2 (40) + Part 3 (20) = 100
- Overall project logistics of this course:
 - Proj I (3%) + Proj 2 (8%) + Proj 3 (14%) + Proj 4 (15%) = 40% of the entire course

Thank You

 Don't forget to read the detailed description before you start your assignment

 If you have any questions about the assignment, feel free to ask via KakaoTalk

■ This file will be uploaded after the lab session ©