



Lecture 18:

VLSI High-Speed I/O Equalization Circuits

Contents



This Topic: High-Speed I/O Equalization Circuits

- Introduction
- I/O Channel Bandwidth Limitation Effects
- VLSI Equalizer Architectures
- VLSI Equalizer Circuit Implementations

Introduction



- Data rate of a typical high-speed I/O has been limited by two fundamental problems of the channel
 - Symbol Distortion
 - Time Dispersion
- If data rate is beyond the channel capacity, signal pulse cannot complete its transition within a symbol interval.
 - This appear as lack of zero crossings or inter-symbol interference (ISI)
- The equalizer is used to restore the signal timing and magnitude information

Introduction



- VLSI Equalizer can be classified in various ways
 - Based on its Structure:
 - Linear vs. Decision-feedback equalizers (DFEs)
 - Based on its location within I/O:
 - Tx vs. Rx equalizers
 - Based on circuit implementation
 - Analog vs. Digital equalizers
 - Continuous-Time vs. Discrete-Time
 - Based on coefficient updating
 - Fixed coefficient vs. Adaptive

Introduction



- Trade-offs between CTLE and DFE:
 - Linear equalizer can restore the original transmitted waveform, but it also amplifies high-frequency noise
 - Non-linear DFE can remove post-cursor ISI without amplifying high-frequency noise. However, it needs a clock

Channel Bandwidth Limitation



- I/O Channel bandwidth limitation is due to the frequency responses of the channel (usually lowpass)
- Key contributors to the channel attenuation:
 - Skin loss
 - Dielectric loss
- Other minor contributors including
 - Radiation of energy
 - Frequency response of the package parasitic
 - Lumped capacitance at the load/connector

Skin Loss Effect



- At high frequency ($>100\text{MHz}$), current primarily flows on the surface of the conductor with skin depth of

$$\delta = 1 / \sqrt{\pi f \mu \sigma}$$

- Resistance per unit length

$$R(f) = (1 / 2r) \sqrt{f \mu / \pi \sigma} \quad (\text{Round conductor of radius } r)$$

$$R(f) = (1 / 2W) \sqrt{\pi f \mu / \sigma} \quad (\text{Thin strip of width } W)$$

$$R(f) = K_s \sqrt{f} / d \quad (\text{General dimension } d, K_s: \text{constant})$$

- Skin loss (attenuation) for length l

$$A(f, l) = \exp\left(-\frac{R(f)}{Z_o} l\right)$$

Dielectric Loss Effect



- Dielectric loss is the second major contributor to the channel

$$R(f) = K_d f$$

Constant

- Attenuation for a transmission line of length l

$$A(f, l) = \exp\left(-\frac{R(f)}{Z_o} l\right)$$

Typical Channel Frequency Responses





Fig. 9. Measured frequency response of the test channels. Each channel show high damping. Additionally the PCB-channel suffers from strong non-linear phase-distortion.

Skin and Dielectric Loss Model






Figure 1. Attenuation curves for 50-ohm strip guided PCB traces.

Time Domain Response of Channel




Bandwidth Limitation



Effects of Channel Bandwidth Limitation





- High-speed signal in channel suffers from frequency dependent attenuation and which will cause intersymbol interference (ISI)



Inter-Symbol Interference (ISI) Model




- For binary data transmission, ISI is caused by the settling of data transition beyond the bit time
- It is resulted from band-limiting effects of the channel
- As the result, signal of current data bit is influenced by the previous data bits (pattern dependent)



Impact of ISI in High-Speed I/O Circuits




Need to compensate for ISI due to signaling media



Digital Model of NRZ Data



- The NRZ data stream can be expanded into isolated pulse of “0”s and “1”s





$$\begin{cases} P_k^{(1)}(t) \equiv h(t - kT) - h(t - (k+1)T) \\ P_k^{(0)}(t) = -P_k^{(1)}(t) \end{cases}$$

$$h(t) \equiv \begin{cases} 1 & t \geq 0 \\ 0 & t < 0 \end{cases}$$

Modeling of NRZ Data Stream



- Expansion of NRZ data stream using isolated pulses




$$V_i(t) = \sum_{k=-\infty}^t P_k^{(d_k)}(t)$$

Channel Response to NRZ Data Stream




- For linear channel, the output is sum of channel to each isolated-pulse data



$$V_o(t) = H(V_i(t)) = \sum_{k=-\infty}^t H(P_k^{(d_k)}(t))$$


Inter-Symbol Interference (ISI)




Digitized Model of Channel Response



- The response of the channel can be characterized by its response to isolated pulse (e.g. Impulse response) as



Digitized (FIR) Model of Channel



VLSI Equalizer Circuit Implementations




- Tx Equalizer
- DFE Equalizer
- Linear Equalizer
- TMX Equalizer
- SC Equalizer


Tx Equalizer



- Pre-emphasis or
- De-emphasis
- FIR filter



$$\begin{aligned} 1/H &\approx 1/(1 + a_1 z^{-1} + a_2 z^{-2} + a_3 z^{-3}) \\ &\approx 1 - a_1 z^{-1} - a_2 z^{-2} - a_3 z^{-3} \end{aligned}$$



VLSI Tx FIR Equalizer Circuits






Fig. 8. Transversal filter in current domain.

VLSI Tx FIR Equalizer Circuits




[Tamura04]


VLSI Tx FIR Equalizer Circuits




(a) Output of Tx w/o equalizer



(c) Output of Tx w/ equalizer



(b) Input of Rx w/o equalizer




(c) Input of Rx w/ equalizer


Rx Equalizer



- Decision feedback equalization (DFE)
- IIR filter





$$1/H \approx 1/(1 + a_1 z^{-1} + a_2 z^{-2} + a_3 z^{-3})$$



DFE Equalizer

- RC Approximation of the Channel Model



DFE Equalization





- RC Approximation of the Channel Model, the interference of neighboring bit is given by the coefficients as

$$a_k = (1 - e^{-2\pi f_{-3dB} \cdot T}) e^{-2\pi f_{-3dB} \cdot (k-1/2)T}$$

- That is the received data is a linear combination of current data bit and interference of previous data bits as

$$R_i = x_i + a_1 \cdot x_{i-1} + a_2 \cdot x_{i-2} + a_3 \cdot x_{i-3} + \dots$$


DFE Equalization




Equalization

Pulse with Limited BW


Pulse with Unlimited BW




DFE Equalization




(a) Impulse Response



(c) Input of Equalizer



(b) Frequency Response





(d) Output of Equalizer

Linear Equalization




- Linear equalizers are based on an analog filter with an inverted transfer function of the channel for the frequency of interests






VLSI Linear Rx Equalizer Circuits



- High Frequency gain enhancement
 - Frequency dependent source de-generation



VLSI Linear Rx Equalizer Circuits



Transfer function :

$$H(s) = as^2 + bs + c$$

[Tamura04]

Threshold Multiplexing (TMX) Equalizer

- Parallel sampling

$$\frac{Y}{X} = \frac{1}{1 + c_1 z^{-1} + \dots + c_n z^{-n}}$$








Figure 5: 3-level TMX sampler and equivalent circuit



SC DTLE Rx Equalizer Circuits

- $\Phi 1$ phase
 - $V(n-1)$ stored on $C1$
 - $C2$ and amplifier resets
- $\Phi 2$ phase
 - $V(n)$ stored on $C2$
 - $V(n) - V(n-1)$ stored on $C1$
- $V_{rcvd} = b(V(n) - aV(n-1))$
- α and β depend on capacitances and parasitics



Reading Assignment



- Please read Chapter 13 of the textbook

VLSI High-Speed I/O Circuits

Theoretical Basis, Architecture, Modeling and Circuit Implementation



VLSI High-Speed I/O Circuits

By: Hongjiang Song

ISBN10: 1-4415-5987-6 (Trade Paperback 6x9)

ISBN13: 978-1-4415-5987-6 (Trade Paperback 6x9)

ISBN10: 1-4415-5988-4 (Trade Hardback 6x9)

ISBN13: 978-1-4415-5988-3 (Trade Hardback 6x9)


Pages : 489

Book Format : Trade Book 6x9

Subject : TECHNOLOGY / Engineering / Electrical
TECHNOLOGY / Engineering / General


<http://www2.xlibris.com/bookstore/bookdisplay.aspx?bookid=62861>

Power Spectrum of Data Formats





- Backup Foils



Case Study: MOS-C Equalizer

FULLY INTEGRATED MOSFET-C VARIABLE EQUALIZER CIRCUIT WITH ON-CHIP AUTOMATIC TUNING

Satoshi Sakurai¹ Mohammed Ismail¹ Edgar Sanchez-Sinencio² Jean-Yves Michel³
Robert Brannen¹

1. Department of Electrical Engineering, The Ohio State University, Columbus, OH 43210
2. Department of Electrical Engineering, Texas A & M University, College Station, TX 77843
3. National Semiconductor, 2900 Semiconductor Drive, M/S C2500, Santa Clara, CA 95051

Abstract

A MOSFET-C variable bump equalizer with on-chip automatic tuning circuit was developed and fabricated in a $2\mu\text{m}$ CMOS process. The center frequency (ω_0), the gain at ω_0 (G), and the 3db bandwidth (BW) of the bump equalizer are independently programmed by external DC control voltages. A SC gain control loop is used to provide on-chip automatic tuning.




Figure 1: MOSFET-C bump equalizer

Case Study: Adaptive Equalizer



A 2-Gbps CMOS Adaptive Line Equalizer

Jae-Wook Lee, Bhum-Cheol Lee*, and Woo-Young Choi
Dept. of Electrical and Electronic Eng., Yonsei University,
134, Shinchon-Dong, Sudaemon-Ku, Seoul 120-749, Korea
TEL: (02) 2123 - 7709, E-mail: patima@tera.yonsei.ac.kr

*Switching Technology Team, Electrics and Telecommunications Research Institutes
161, Gajeon-Dong, Yusong-Ku, Daejeon 305-350, Korea

ABSTRACT

A 2-Gbps line equalizer circuit is realized with 0.25 μm CMOS technology. The equalizer is made of input stage buffer, limiter and square difference circuits. The limiter has replica-feedback limiting amplifiers, which do not require common mode feedback. Successful equalization is demonstrated for signals transmitted over 1.5m long PCB trace.




Figure 3. Equalizer block diagram.




Figure 5. Equalizer input stage schematic





Figure 6. Limiter circuit: (a) Replica-feedback amplifier schematic, (b) Limiter schematic






Figure 7. Square difference schematic



(a)



(b)

Figure 9. Eye diagram; (a) line output after 0.6m PCB trace, (b) equalizer output after 0.6m PCB trace. Vertical scale is 100mV/div; horizontal scale is 100ps/div.

Case Study: DDJ Equalizer

IEEE 2004 CUSTOM INTEGRATED CIRCUITS CONFERENCE

A 10Gb/s Data-Dependent Jitter Equalizer

James Buckwalter and Ali Hajimiri

California Institute of Technology
Pasadena, CA 91125 USA

Abstract

An equalization circuit is presented that reduces data-dependent jitter by aligning data transition deviations. This paper presents an analytic solution to data-dependent jitter and demonstrates its impact on the phase noise of the recovered clock. A data-dependent jitter equalizer is presented that compensates the impairment of the channel and lowers the phase noise of the recovered clock. The circuit is implemented in a SiGe BiCMOS process and operates at 10Gb/s. It suppresses phase noise resulting from data-dependent jitter by 10 dB.




Fig. 1 The data-dependent jitter apparent in the data eye and the resulting jitter




Fig. 4 The block diagram for a DDJ equalizer.




Fig. 6 Schematic for fully differential DDJ equalizer built into Hogge phase detector.




Fig. 8 Clock jitter with and without equalization.




Fig. 7 Phase noise of the recovered clock with and without equalization.

Case Study: DDJ Equalizer

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 41, NO. 3, MARCH 2006

607

Analysis and Equalization of Data-Dependent Jitter

James F. Buckwalter, *Student Member, IEEE*, and Ali Hajimiri, *Member, IEEE*

Abstract—Data-dependent jitter limits the bit-error rate (BER) performance of broadband communication systems and aggravates synchronization in phase- and delay-locked loops used for data recovery. A method for calculating the data-dependent jitter in broadband systems from the pulse response is discussed. The impact of jitter on conventional clock and data recovery circuits is studied in the time and frequency domain. The deterministic nature of data-dependent jitter suggests equalization techniques suitable for high-speed circuits. Two equalizer circuit implementations are presented. The first is a SiGe clock and data recovery circuit modified to incorporate a deterministic jitter equalizer. This circuit demonstrates the reduction of jitter in the recovered clock. The second circuit is a MOS implementation of a jitter equalizer with independent control of the rising and falling edge timing. This equalizer demonstrates improvement of the timing margins that achieve 10^{-12} BER from 30 to 52 ps at 10 Gb/s.




Fig. 3. Definition and characterization of the timing deviations in the eye.

Fig. 4. Description of pulse response for DDJ equalization.

Fig. 9. Opening a closed data eye with the use of only DDJ compensation.




Fig. 7. Block diagram for the DJE and the extension, shown in gray, for compensating over multiple samples.




Fig. 12. Block diagram for the DJE CDR.




Fig. 8. DJE with independent control of the rising and falling edges.




Fig. 14. Schematic for the CMOS DJE. Inset includes schematic for low-power CML AND gate and delay cell.

Case Study: Cross-Coupling Jitter Equalizer

Cancellation of Crosstalk-Induced Jitter

James F. Buckwalter, *Student Member, IEEE*, and Ali Hajimiri, *Member, IEEE*

Abstract—A novel jitter equalization circuit is presented that addresses crosstalk-induced jitter in high-speed serial links. A simple model of electromagnetic coupling demonstrates the generation of crosstalk-induced jitter. The analysis highlights unique aspects of crosstalk-induced jitter that differ from far-end crosstalk. The model is used to predict the crosstalk-induced jitter in 2-PAM and 4-PAM, which is compared to measurement. Furthermore, the model suggests an equalizer that compensates for the data-induced electromagnetic coupling between adjacent links and is suitable for pre- or post-emphasis schemes. The circuits are implemented using 130-nm MOSFETs and operate at 5–10 Gb/s. The results demonstrate reduced deterministic jitter and lower bit-error rate (BER). At 10 Gb/s, the crosstalk-induced jitter equalizer opens the eye at 10^{-12} BER from 17 to 45 ps and lowers the rms jitter from 8.7 to 6.3 ps.




Fig. 1. Crosstalk jitter generated in the data eye due to the influence of a neighboring signal.




Fig. 16. Data eyes at 10 Gb/s before and after equalization.




Fig. 17. Data eyes at 5 Gb/s before and after equalization.




Fig. 9. Schematic of a two-channel crosstalk-induced jitter equalization.




Fig. 10. Schematic of a two-channel 4-PAM crosstalk-induced jitter equalization.




Fig. 12. Implemented version of two-channel CIJ equalizer.




Fig. 13. Schematic and operation of the mode multiplexer.






Fig. 14. Schematic of the delay cell.


Case Study: VLSI Equalizer Circuits

◆ 6.4Gb/s Transceiver with Tx FIR filter and Rx equalizer




[Tamura04]

Case Study: Equalization Eye Diagram




(a) Before equalization




(b) After equalization


VLSI Equalization Circuit Implementations



VLSI Equalization Circuit Implementations



VLSI Equalization Circuit Implementations



Advanced Topic: Adaptive Equalization



- Adaptive Equalization techniques are typically used for
 - Unknown channel
 - Time-varying channel
- Several adaptive algorithms
 - Zero-Forcing (ZF)
 - Minimize the ISI at the sampler input
 - Mean square error (MSE)
 - Minimize the ISI + Noise at sampler input

Advanced Topic: Adaptive Equalization



- Several Mean Square Error (MSE) implementations
 - Recursive Mean Square (RMS) algorithm
 - For fast time-varying channel (fast training)
 - Complicated circuit implementation
 - Converge issue
 - Least Mean Square (LMS) algorithm
 - Implementation simplicity
 - Slower training (for slow time-varying channel)
 - Sign-Sign LMS (SS-LMS) algorithm
 - Further reduction in implementation simplicity
 - Even slower training (suitable for unknown or slow time-varying channel)