


#### ĐẠI HỌC QUỐC GIA TP.HÒ CHÍ MINH ĐẠI HỌC BÁCH KHOA NGÀNH KỸ THUẬT ĐIỆN TỬ

# Chapter 3 Digital Design Using Verilog


PGS.TS. HOÀNG TRANG Bộ môn Kỹ Thuật Điện Tử

hoangtrang@hcmut.edu.vn
















- **❖Introduction**
- Verilog language with different levels?
- ❖How to write Verilog code well to be able to Synthesize to gate level?




## Introduction

- ❖ Verilog, standardized as IEEE 1364, is a hardware description language (HDL) used to model electronic systems. It is most commonly used in the design and verification of digital circuits at the register-transfer level of abstraction. It is also used in the verification of analog circuits and mixed-signal circuit.
- ❖ Verilog was the first modern hardware description language to be invented. It was created by <a href="Philodology-left">Philodology-left</a> and <a href="Prabhu">Prabhu</a> Goel during the winter of 1983/1984
- Versions: Verilog-95, Verilog 2001, Verilog 2005, SystemVerilog


## Agenda Agenda

- **❖Introduction**
- **❖Verilog language with different level?**
- **❖How to write Verilog code well?**















#### How to model a behavior of traffic light system?



- Red  $\rightarrow$  Green: 30 s
- Green → Yellow : 27s
- Yellow → Red : 3 s






- Red  $\rightarrow$  Green : 30 s
- Green → Yellow: 27s
- Yellow → Red : 3 s

#### Initial begin

end


```
while (1) begin
  Red = 1; Yellow = 0; Green = 0;
# 30;
Red = 0; Yellow = 0; Green = 1;
# 27;
Red = 0; Yellow = 1; Green = 0;
#3;
end
```






- Red  $\rightarrow$  Green: 30 s
- Green → Yellow : 27s
- Yellow  $\rightarrow$  Red : 3 s

**Verificataion** 









- Red  $\rightarrow$  Green: 30 s
- Green → Yellow : 27s
- Yellow → Red : 3 s

Can simulate, but cannot be synthesized to Gate Level









end

endmodule

#### **Cell Base Design Flow Review**


```
Warning: /home/quanghan/Work/01_Lab/01_vcs_demo/03_synthesize_mod
el_fail/01_rtl/model.v:21: The statements in initial blocks are ig
nored. (VER-281)
Warning: /home/quanghan/Work/01_Lab/01_vcs_demo/03_synthesize_mod
el_fail/01_rtl/model.v:25: The statements in initial blocks are ig
nored. (VER-281)
Warning: /home/quanghan/Work/01_Lab/01_vcs_demo/03_synthesize_mod
el_fail/01_rtl/model.v:30: The statements in initial blocks are ig
nored. (VER-281)
Synthesize Report
```

```
module model;
                              module model ( ):
                                                           Netlist
reg BLUE LIGHT; //Blue
reg YELLOW LIGHT; //Yello
reg RED LIGHT; //Red
initial begin
                              endmodule
   while(1) begin
    #0 BLUE LIGHT = 0;
       YELLOW LIGHT = 0;
       RED LIGHT = 1;
                              "model.netlist.V" 6 lines --16%--
    #30 BLUE LIGHT = 1;
      YELLOW LIGHT = 0:
       RED LIGHT = 0;
    #27 BLUE LIGHT = 0;
      YELLOW LIGHT = 1;
       RED LIGHT = 0:
    #3 :
    end
end
initial begin
    # 10000 $finish;
end
initial begin
    $vcdplusfile("Traffic life.vpd");
    $vcdpluson();
```

Verilog



#### Writing Verilog code for what?





#### How to write Verilog code well?

- Synthesized Verilog Introduce
- ❖Verilog Basic




#### How to write Verilog code well?


- Synthesized Verilog Introduce
- Verilog Basic




















Thinking Flow



How to write source code Verilog?



Thinking Flow



How to write source code Verilog?





#### How to write Verilog code well?


- Synthesized Verilog Introduce
- ❖Verilog Basic




















assign A = B&C;


always@(B or C) begin A <= B&C; end



```
assign A = (S == 1)?B:C;
always@(S or B or C) begin
  if(S == 1) begin
    A <= B;
end
else begin
    A <= C;
end
end</pre>
```




```
always@(posedge CLK or negedge PRESET) begin
    if(!PRESET) begin
        Q <= 0;
    end
    else begin
        Q <= D;
    end
end</pre>
```






#### **VHDL**





architecture rtl of AND\_logic is begin  $A \leq B$  and C;

end architecture;

architecture rtl of AND logic is begin process (B, C) begin  $A \leq B$  and C: end process end architecture;







architecture rtl of mux is begin process (S, B, C) begin if (S= '0') then  $A \leq C$ : elsif (S = '1') then  $A \leq B$ : end if: end process; end architecture;

architecture rtl of dff\_async\_reset is begin process (CLK, PRESET) begin if (PRESET= '0') then  $a \le 0'$ : elsif (rising\_edge(CLK)) then  $q \leq D$ ; end if; end process; end architecture:





X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00





X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00


 $\begin{array}{l} \textbf{always} \, @(X) \ \textbf{begin} \\ \textbf{end} \end{array}$ 





X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00

always@(X) begin case (X) endcase end





X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00

```
always@(X) begin
case (X)
3'b000: begin
end
3'b001: begin
end
3'b010: begin
end
default : begin
end
endcase
end
```



X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00

```
always@(X) begin
  case (X)
      3'b000: begin
        Y \le 2'b01;
      end
      3'b000: begin
        Y \le 2'b10;
      end
      3'b000: begin
        Y \le 2'b11;
      end
      default : begin
        Y \le 2'b00;
      end
  endcase
end
```





X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00

```
always@(X) begin
  case (X)
      3'b000: begin
        Y \le 2'b01;
      end
      3'b001: begin
        Y \le 2'b10;
      end
      3'b010: begin
        Y \le 2'b11;
      end
      default : begin
        Y \le 2'b00;
      end
  endcase
end
```






X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00


```
always@(X) begin
  if (X == 3'b000) begin
    Y \le 2'b01;
  end
  else if (X == 3'b001) begin
     Y \le 2'b10;
  end
  else if (X == 3'b010) begin
     Y \le 2'b11;
  end
  else begin
     Y \le 2'b00;
  end
end
```

example1






















```
module example1 (CLK, R, S, A, Q);
input CLK;
input R;
input S;
input A;
output Q
reg Q;
wire D;
assign D = (S==0)?A:Q;
always@(posedge CLK or negedge R) begin
  if(R == 0) begin
    Q \le 0;
  end
  else begin
    Q \leq D;
  end
```

end

endmodule





module example1 (CLK, R, S, A, Q);

input CLK, input R; input S; input A;

Why not declare the data type?

output Q reg Q;

Why declare "reg" data type?


wire D;

Why declare "type" data type?


assign D = (S==0)?A:Q;













```
module example1 (CLK, R, S, A, Q);
parameter DATA_WIDTH = 3;
input CLK;
input R;
input S;
input [DATA_WIDTH-1:0] A;
output [DATA_WIDTH-1:0] Q
      [DATA_WIDTH-1:0] Q;
reg
wire [2:0] D;
assign D = (S==0)?A:Q;
always@(posedge CLK or negedge R) begin
  if(R == 0) begin
    Q \le 0:
  end
  else begin
    Q \leq D;
  end
end
endmodule
```







```
module example1 (CLK, R, S, A, Q);
```

```
parameter DATA_WIDTH = 3;
```

```
input CLK;
input R;
input S;
input [DATA_WIDTH-1:0] A;
```

```
output [DATA_WIDTH-1:0] Q reg [DATA_WIDTH-1:0] Q;
```


wire [2:0] D;

```
assign D = (S==0)?A:Q;
```


```
always@(posedge CLK or negedge R) begin
  if(R == 0) begin
    Q <= 0;
  end
  else begin
    Q <= D;
  end
end</pre>
```

endmodule









module <module\_name>(<input1>, <input\_2>, <input\_3>... <output\_1>,.. <output\_n>);



Should not declare the size of signal in the module declaration



### Only name of signal should be declared in the module declaration



- <module name> and <port\_name> are separated by lower & upper characters
- The <module name> and <port\_name> should be used by reminiscent words
- The first input should be <clock> port
- The second input should be <reset> port
- The output port should be declared after input ports



- <module name> and <port\_name> are separated by lower & upper characters Q1?
- The <module name> and <port\_name> should be used by reminiscent words ()2?
- The fist input should be <clock> port
- The second input should be <reset> port
- The output port should be declared after input ports

Character



- White space: Space, tab(\t), newline(\n) characters are ignored.
- → The space characters are members of string
- Comment:
  - + Line comment (//)
  - + Block comment (/\* \*/)
- → Should not use the block comment
- Number: The constant number can be integer constant or real constant
- → Should be clear the type of number
- String: Is enclosed by double quotes ("")
- → Example : "Hello World"
- Identifier: Use "\$" character for identifiers.
  - These can be system functions or system variables
- → Example: \$time, \$display
- Backslash (\): Use the define the escaped identifier
- → Example: "\\$" is understand as "\$" string

  The identifier should be end with white space

Name Rule



- Use enough character for name (5 → 16)
- Use the underscore "\_" to separate the name by meaning (not use at the end)
- Not use the same character with different lower & upper cases ("aaa" and "AAA")
- Do not mix the upper case and lower case (Dmac\_Enable, Uart\_Clock)
- Use reminiscent word for the name (dmac\_enable, uart\_tx)
- Use "\_n" for the active low signal (dmac\_rst\_n, uart\_rst\_n)
- The clock should be start by "clk" character (clk\_dmac, clk\_uart)
- Do not use the name which is same with the keywords (vcc, vdd, clock, reset ...)
- Use the upper cases for the parameter (parameter DATA\_WIDTH = 32)
- Good example: clk\_system, clk\_sbi
   rst\_n\_timer, rst\_n\_system
   temp\_01, temp\_02
   rd\_ena, wr\_ena

**Key Words** 






- **\$display** Print to screen a line followed by an automatic newline.
- **\$write** Write to screen a line without the newline.
- **\$swrite** Print to variable a line without the newline.
- **\$sscanf** Read from variable a format-specified string. (\*Verilog-2001)
- **\$fopen** Open a handle to a file (read or write)
- **\$fdisplay** Write to file a line followed by an automatic newline.
- **\$fwrite** Write to file a line without the newline.
- **\$fscanf** Read from file a format-specified string. (\*Verilog-2001)
- **\$fclose** Close and release an open file handle.
- **\$readmemh** Read hex file content into a memory array.
- **\$readmemb** Read binary file content into a memory array.
- **\$monitor** Print out all the listed variables when any change value.
- **\$time** Value of current simulation time.
- **\$dumpfile** Declare the VCD format output file name.
- **\$dumpvars** Turn on and dump the variables.
- **\$dumpports** Turn on and dump the variables in Extended-VCD format.
- **\$random** Return a random value.

### The system functions/variables are used to simulate → These are not synthesized







# parameter <PARAMETER\_NAME> = <value>; parameter DATA\_WIDTH = 3;

- Valid only in the module in which is declared
- Use for the bit/bus size, cycle, address, state name ...
- How to define a parameter? Q4?
- How to define a parameter outside of the module? Q5?
- How to separate between "define" and "parameter"? Q6?



### parameter <PARAMETER\_NAME> = <value>; parameter DATA\_WIDTH = 3;

How to define a parameter? Q4?

**Example code** 

```
parameter DATA_WIDTH = 32;
parameter INITIAL = 2'b00;
parameter START = 2'b01;
parameter BUS ADDRESS = 8:
reg [DATA_WIDTH-1:0] pci_data;
assign pci_address = data[BUS_ADDRESS-1:0];
INITIAL: begin
           if(pci_ena == 1) begin
               state <= START:
           end
           else begin
              state <= INITIAL;
           end
        end
```





```
parameter <PARAMETER_NAME> = <value>;
parameter DATA_WIDTH = 3;
```

How to define a parameter outside of the module?

**Q5?** 

```
module LEVER_A(....);
parameter WIDTH = 8;
....
reg [WIDTH-1:0] level_a_temp;
```

```
module LEVER_B(....);
parameter WIDTH = 9;
.....
reg [WIDTH-1:0] level_b_temp;
```

The values of "WIDTH" are different in two independent modules

Parameter



### **Verilog Basic**

```
parameter <PARAMETER_NAME> = <value>;
    parameter DATA_WIDTH = 3;
```

How to define a parameter outside of the module? Q5?

```
module LEVER_A(....);
parameter WIDTH = 8;
.....
reg [WIDTH-1:0] level_a_temp;
.....
LEVEL_B inst_01 (...);
```

```
module LEVER_B(....);
parameter WIDTH = 9;
.....
reg [WIDTH-1:0] level_b_temp;
```

The values of "WIDTH" are different in the instance module





```
parameter <PARAMETER_NAME> = <value>;
    parameter DATA_WIDTH = 3;
```

How to define a parameter outside of the module? Q5?

```
module LEVER_A(....);

defparam inst_01.WIDTH = 8;
parameter WIDTH = 8;

.....
reg [WIDTH-1:0] level_a_temp;
.....
LEVEL_B inst_01 (...);
```

The value of "WIDTH" in the LEVEL\_B instance is redefined to 8

```
module LEVER_B(....);
parameter WIDTH = 9;
.....
reg [WIDTH-1:0] level_b_temp;
```





```
parameter <PARAMETER_NAME> = <value>;
parameter DATA_WIDTH = 3;
```

How to define a parameter outside of the module? Q5?

```
module LEVER_A(....);

defparam inst_01.WIDTH = 8;
parameter WIDTH = 8;

....

reg [WIDTH-1:0] level_a_temp;
.....

LEVEL_B inst_01 (...);
LEVEL_B inst_02 (...);
```

The value of "WIDTH" in the Inst\_01 of LEVEL\_B module is redefined to 8 but it is still 9 in The inst\_02 of LEVEL\_B module

```
module LEVER_B(....);
parameter WIDTH = 9;
.....
reg [WIDTH-1:0] level_b_temp;
```





```
parameter <PARAMETER_NAME> = <value>;
    parameter DATA_WIDTH = 3;
```

How to define a parameter outside of the module?

**Q5?** 

```
module LEVER_A(....);
parameter WIDTH = 8;
....
reg [WIDTH-1:0] level_a_temp;
```

```
module LEVER_B(....);
parameter WIDTH = 8;
.....
reg [WIDTH-1:0] level_b_temp;
```

If using same parameter, the same parameters can list in the parameter file



### parameter <PARAMETER\_NAME> = <value>; parameter DATA\_WIDTH = 3;

How to define a parameter outside of the module? Q5?

```
module LEVER_A(....);

include "parameter_def.v"
....

reg [WIDTH-1:0] level_a_temp;
```

#### Parameter\_dev.v

```
parameter WIDTH = 8;
parameter ADRESS = 32;
...
```

If using same parameters, these can be declared in the parameter file

→ The "parameter" is LOCAL





parameter <PARAMETER\_NAME> = <value>;
 parameter DATA\_WIDTH = 3;

How to differentiate "define" and "parameter"?

**Q6?** 

```
module A(...);

`define ALW_PRT always@*begin ....

ALW_PRT always@*begin always@*begin ....
```

Use "define" to replace a string/character ...





## parameter <PARAMETER\_NAME> = <value>; parameter DATA\_WIDTH = 3;

How to differentiate "define" and "parameter"?

**Q6?** 

```
module A (...);

'define TEMP_ONE 3'b111
....
endmodule

module B (...);


'define TEMP_ONE 3'b110

after this code line
....
endmodule

-> Same as "macro" concept in C++
```

→ The "define" is GLOBAL









```
input <[side of signal]> <input name> ;
```

```
Input [7:0] data_01, data_02;
input clk, rst_n;
wire clk, rst_n;
wire [7:0] data_01, data_02;
```

- Should declare the clk signal and reset signal firstly
- Should not declare many input signals in the same lines
- The default type of input is "wire"
- → Should not declared "wire" data type



input <[side of signal]> <input name> ;


```
input [7:0] data_01, data_02;
input clk, rst_n;
wire clk, rst_n;
wire [7:0] data_01, data_02;
```

correct

→ Should not declared "wire" data type for input

input clk; input rst\_n input [7:0] data\_01; input [7:0] data\_02;







output<[side of signal]> <input name> ;


output [4:0] data\_out;
wire[4:0] data\_out

correct → Should not declared "wire" data type

output [4:0] data\_out;

- Question: When decalaring "reg" type to output ports?
- → "reg" type is used whenever the signal is assigned in "always" prototype





**Internal Signal** 




```
wire<[side of signal]> <input name> ;
reg <[side of signal]> <input name> ;
```

```
reg [4:0] out_multiplier;
wire[4:0] out_adder;
```

- Question: When declaring "reg/type" type to internal nets?
- → "reg" type is used whenever the output port is assigned in "always" prototype.
- → "wire" type is used whenever the output port is assigned in "assign" prototype.





Rules




# Verilog Basic

```
module abc (
         a,
         b
         );
input a; output [3:0]b;
wire a:
reg [3:0]b;
always @(a)
begin
   if (a==1'b1)
      b \le 4'b0011;
   else
      b <= 4'b1010;
end
endmodule
```



# **Verilog Basic**



4'sb1001 : Sized bit is 1 → negative number

Size format Signed bit





# Verilog & Techniques

- **❖Logic vs. Arithmetic**
- **❖Synchronous Reset vs. Asynchronous Reset**
- **❖None-Blocking vs. Blocking**
- Use enough cases towards Case/If
- Limitation of Hierarchies
- How many levels when using Case/If
- How to connect many modules



```
wire [2:0] a;
wire [2:0] b;
wire [2:0] c1; //Test logic
wire [2:0] c2; //test arithmetic

assign c1 = a && b; // AND LOGIC
assign c2 = a & b; // AND BIT

→ Is c1 and c2 similarly when a = 3'b101 and b = 3'b110
```



```
wire [2:0] a;
wire [2:0] b;
wire [2:0] c1; //Test logic
wire [2:0] c2; //test arithmetic
assign c1 = a && b; // AND LOGIC
assign c2 = a & b; // AND BIT
a = 3'b101 and b = 3'b110
Result: c1 = 3'b001; // Ignore the c1[2] and c1[1]; c1[0] is 1
        because a != 0 and b != 0
        c2 = 3'b100; // c2[2] = a[2] && b[2]; ...; a[0] && b[0];
```



wire [2:0] a;


```
wire [1:0] b; // b is only two bits
wire [2:0] c1; //Test logic
wire [2:0] c2; //test arithmetic
assign c1 = a && b; // AND LOGIC
assign c2 = a & b; // AND BIT
a = 3'b101 and b = 2'b10
Result: c1 = 3'b001; // Ignore the c1[2] and c1[1]; c1[0] is 1
        because a != 0 and b != 0
        c2 = 3'bX00; // c2[2] is ignored; c2[1] = a[1] && b[1];
         c2[0] = a[0] \&\& b[0];
```




Name	Test book style	Gate expression (MIL Logical notation)	Operation
AND	Y = AB	A — Y B	Y is 1 only when both A and B are 1
OR	Y = A + B	A P	Y is 1 only when A or B is 1
NOT	$Y = \bar{A}$	A Y	Y is 1 only when A is 0
EOR	$Y = \bar{A}B + A\bar{B}$	A → Y	Y is 1 only either one of A or B is 1
NAND	$Y = \overline{AB}$	A B	Y is 1 only when A or B is 0
NOR	$Y = \overline{A + B}$	A P	Y is 1 only when both A and B are 0



# Synchronous Reset vs. Asynchronous Reset





# **Asynchronous**


**Synchronous** 


- Synchronous reset signal is similar to other signal as S, D or Q
- Asynchronous reset signal is special signal as CLK Q7?



end

# Synchronous Reset vs. Asynchronous Reset






# **Asynchronous**

```
always@(posedge CLK or negedge PRESET) begin
  if(PRESET == 0) begin
    Q <= 0;
end
else begin
    Q <= D;
end</pre>
```

# **Synchronous**

```
assign D = S & PRESET;
always@(posedge CLK) begin
   Q <= D;
end</pre>
```



# **Asynchronous**

end process;

# **Synchronous**

```
assign D = S & PRESET;

always@(posedge CLK) begin
  Q <= D;
end

D <= S and PRESET;
process (CLK) begin
  if (PRESET = '0') then
  Q <= '0';
elsif (rising_edge(CLK)) then
  Q <= D;
end if;
end process;</pre>
```



Q = D:

end

# **Blocking vs. Non-Bloking**

```
Non-Blocking: Only apply to 'always' prototype (<=)
Blocking: Apply for both "assign" and "always" prototype(=)
assign D = S & PRESET; // Blocking assignment
always@(posedge CLK) begin
                           // Non- Blocking assignment
  Q \leq D:
 end
                                                      No error,
                                                      Same function,
                                                      Same Hardware
                                                      → ??? Difference
always@(posedge CLK) begin
```

// Blocking assignment



# **Blocking vs. Non-Bloking**

```
Non-Blocking: Only apply to 'always' prototype (<=)
Blocking: Apply for both "assign" and "always" prototype(<=)
always@(posedge CLK) begin
  B \leq A;
                            // Non-Blocking assignment
  C \leq B:
  D \leq C:
 end
always@(posedge CLK) begin
  B = A;
                           // Blocking assignment
  C = B:
  D = C:
end
```



# **Blocking vs. Non-Bloking**

#### always@(posedge CLK) begin


 $B \leq A$ ;

 $C \leq B$ ;

 $D \leq C$ ;

end

#### // Non-Blocking assignment



#### always@(posedge CLK) begin


B = A;

C = B;

D = C;

end

#### // Blocking assignment







# **Use K-Map to optimize function**

X[2]	X[1]	X[0]	Y[1]	Y[0]
0	0	0	0	1
0	0	1	1	0
0	1	0	1	1
0	1	1	0	0
			0	0



K-Map→ Do not care how

many cases

Y[1] = (!X[2] && X[0]) | (!X[2] && X[1])Y[0] = !X[2] && (!X[0])






# Use enough cases

X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00

```
always@(X) begin
  if (X == 3'b000) begin
    Y \le 2'b01;
  end
  else if (X == 3'b001) begin
     Y \le 2'b10;
  end
  else if (X == 3'b010) begin
     Y \le 2'b11;
  end
  else begin
     Y <= 2'b00:
  end
end
```

'else' is for other cases to cover all cases of X[2:0]





# Use enough cases

X[2]	X[1]	X[0]	Y[1:0]
0	0	0	01
0	0	1	10
0	1	0	11
0	1	1	00
			00

```
always@(X) begin
  case (X)
      3'b000: begin
        Y \le 2'b01;
      end
      3'b001: begin
        Y \le 2'b10;
      end
      3'b010: begin
        Y \le 2'b11;
      end
      default : pegin
        Y <= 2'b00;
      end
  endcase
end
```

'default' is for other cases to cover all cases of X[2:0]





# Use enough cases

```
always@(X) begin
  case (X)
      3'b000: begin
        Y \le 2'b01;
      end
      3'b001: begin
        Y \le 2'b10;
     end
      3'b010: begin
        Y <= 2'b11;
     end
      default : begin
        Y \le 2'b00;
      end
  endcase
end
```






### **Limitation of hierarchies**

```
always@(X) begin
                                    // Level 1 of case
              case (X)
                 _3'b000: begin
                     case (Z)
                                        // Level 2 of case
                        3'b000: begin
                                             // How many levels ?
                        ___Y <= 2'b01;
4 space bar
                         end
after 'begin'
                      endcase
                                           Maximum three levels are accepted
                 end
                                           + If
                 default : begin
                                           + Case
                    Y \le 2'b00;
                                           + If & Case together
                 end
              endcase
           end
```



# Use "always"



```
always@(posedge CLK or negedge R) begin if(R == 0) begin Q <= 0; end else if (S == 1'b0) begin Q <= A; end else Q <= B; end
```


end

```
always(S or A or D) begin
  if(S == 1'b0) begin
    D = A;
  end
  else
     D = B;
  end
end
always@(posedge CLK or negedge R) begin
  if(R == 0) begin
    Q \le 0:
  end
  else begin
    Q \leq D;
  end
end
```

Should not use 'if'/'case' in 'always' if it is too complicated















endmodule

```
module seq (CLK, R, D, Q);
input CLK;
input R;
input D;
output Q;
reg Q;
always@(posedge CLK or negedge R) begin
    if(R == 1'b0) begin
        Q <= 0;
    end
    else begin
        Q <= D;
    end
end</pre>
```






endmodule









```
module seq (CLK, R,D, Q);
  endmedule
module top (CLK, R, A, B, S, Q);
input CLK;
input R;
input A;
input B;
input S;
output Q;
wire Q;
wire X;
// Call module com named 'com 0
com com_01 ( .A(A), B(B), .S(S), O(X)
// Call module seq named : 'seq 04
seq seq_01 ( .CLK(CLK), .R(R), (D(X))
endmodule
```






```
module seq (CLK, R, D, Q);
  endmodule
module top (CLK, R, A, B, S, Q);
input CLK;
input R;
                Second level
input A;
input B;
                                 Top level
input S;
output Q;
wire Q;
wire X;
// Call module com named 'com 0
com com_01 (.A(A), .B(B), .S(S), .O(X));
// Call module seq named: 'seq 01'
seq seq_01 ( .CLK(CLK), .R(R), .D(X), .Q(Q) );
endmodule
```





```
module seq (CLK, R, D, Q);
  endmodule
module top (CLK, R, A, B, S, Q);
input CLK;
input R;
input A;
input B;
input S;
output Q:
                    Declare wire due to
wire Q;
                    connection instead of
                    from "always"
wire X;
// Call module com named 'com 01'
com com_01 ( .A(A), .B(B), .S(S), .O(X)
// Call module seg named: 'seg 01'
seq seq_01 ( .CLK(CLK), .R(R), .D(X), .Q(Q) );
endmodule
```





```
module top (CLK, R, A, B, S, Q);
                                                   module top (CLK, R, A, B, S, Q);
input CLK;
                                                   input CLK;
input R;
                                                   input R;
input A;
                                                   input A;
input B;
                                                   input B;
input S;
                                                   input S;
output Q;
                                                   output Q;
wire Q:
                                                   wire Q:
wire X:
                                                   wire X:
// Call module com named 'com 01'
                                                   Call module com named 'com 01'
com com_01 (.A(A), .B(B), .S(S), .O(X));
                                                   com com 01 (A, B, S, X);
                                                   // Call module seg named: 'seg 01'
// Call module seg named : 'seg 01'
                                                   seg_seq_01 (CLK, R, X, Q);
seq seq_01 ( .CLK(CLK), .R(R), .D(X), .Q(Q) );
endmodule
                                                   endmodule
```

**Name Assignment** 

**Order Assignment** 



### **Gate Level Netlist**

**Verilog Language Behavior Model** RTL **Gate Level Netlist** + Declare gate level + Use any things, but + Strict Rules netlist in detail **not commit syntax** + Only use simple + Have other kind of error structures writing Verilog called + Do not use 'for, **Verilog Primitives** while,...' of complex structures




### **Gate Level Netlist**

**Verilog: Primitives Format** 

```
primitive multiplexer(mux, control, dataA, dataB)
output mux;
input control, dataA, dataB;
table
010:1;
011:1;
01x:1;
000:0;
001:0:
0.0x:0;
101:1;
111:1;
1 x 1 : 1;
100:0;
110:0;
1 x 0:0;
x00:0;
x11:1;
endtable
endprimitive
```

Verilog : Gate Level





# **Q & A**