Thanh Tien Truong

Portland State University

Interface OV7670 Camera with FPGA

Table of Contents

i. Introduction	
II. Block diagram	2
III. Implementation	3
3.1. Frame Buffer	3
3.2. VGA Generator	3
3.2.1. Description	3
3.2.2. Code explanation:	4
3.3. Controller	4
3.3.1. SCCB protocol	5
3.3.1.1. Two-Wire Data Transmission (START and STOP conditions)	6
3.3.1.2. Two-Wire Data Transmission (Transmission cycles)	6
3.3.1.3. What is a phase of transmission and how 3-phase data is created?	7
3.3.1.4. Code explanation	7
3.3.2. Data for configuration	9
3.4. Capture Logic	11
IV. Hardware connections Error! Bookma	ark not defined.

REFERENCE:

http://www.electronicaestudio.com/docs/sht001.pdf (OV7670 datasheet)


http://web.mit.edu/6.111/www/f2015/tools/OV7670app.pdf (OV7670 implementation guide)

http://www4.cs.umanitoba.ca/~jacky/Robotics/DataSheets/ov-sccb.pdf (SCCB interface)

I. Introduction

The OV7670 camera is a low voltage CMOS image sensor that provides the full functionality of a single-chip VGA camera and image processor in a small footprint package. The OV7670 camera is controlled through the Serial Camera Control Bus (SCCB) interface, supports Digital Video Port (DVP) to improve the speed of transferring data and supports multiple RGB, YUV and image scaling configurations. In this project, a Nexys4 FPGA board will be used to control the OV7670. The image data will be received and display on a VGA monitor.


II. Block diagram



III. Implementation

3.1. Frame Buffer


A frame buffer is simply a dual port RAM used to write and read data. The write and read transactions are controlled by 2 different clock signals. The reason that the frame buffer is required is to make everything synchronized. In fact, the data generated by the OV7670 is based on the PCLK frequency and other modules might require different frequency to read and analyze the data.



3.2. VGA Generator

3.2.1. Description

The VGA generator is responsible for generating the horizontal sync pulse, vertical sync pulse for the VGA monitor and deciding the area on VGA monitor that the images will be displayed by providing the RGB values of each pixel. The RGB value of a pixel will be retrieved from the frame buffer or black.




3.2.2. Code explanation:

In order to generate the horizontal sync pulse and vertical sync pulse, there must be counters for keeping track of the current row pixel and the current column pixel to see if the current pixels is in the visible area


```
// Increasement horizontal sync counter
                                                                                      The hStartSync, hEndSync,
if (hCounter == hMaxCount)
                                                                                      vStartSync and vEndSync are the
    hCounter <= 10'd0;
                                                                                      timing constants for VGA controller
else
   hCounter <= hCounter + 10'd1; .
// Increasement vertical sync counter
                                                                   // generate active-low horizontal sync pulse
if ((vCounter >= vMaxCount) && (hCounter >= hMaxCount))
                                                                   vga_hsync_temp <= ~((hCounter >= hStartSync) && (hCounter <= hEndSync));
   vCounter <= 10'd0;
else if (hCounter == hMaxCount)
                                                                   // generate active-low vertical sync pulse
   vCounter <= vCounter + 10'd1; -
                                                                vga_vsync_temp <= ~((vCounter >= vStartSync) && (vCounter <= vEndSync));</pre>
```

In order to generating the RGB value, there must be a mechanism to keep track of the current row pixel and the current column pixel to see if the current pixels is in the area that we want the image to be displayed



3.3. Controller

The module is responsible for reading data from a LUT, get the register address and value, then write the value into the register address of OV7670 through SCCB interface. This section is based on sections **3.3**, **3.5**. **3.6**, **3.7** of **ov-sccb.pdf**



Signal name	Description	
Resend (re-configuration)	Re-sending all the register address and data to OV7670	
Advance	Move to the next register address and data	
Command [15:8]	Register address	
Command [7:0]	Data to write into the register address	
Send	Flag indicating new data to send to OV7670	
Configuration Finished	Flag indicating all data is sent to OV7670	
SIOC	Clock signal for SCCB interface	
SIOD	Data signal for SCCB interface	
RESET	Constantly driven by logic 1 so that OV7670 is in normal mode	
PWDN	Constantly driven by logic 0 so that OV7670 is in normal mode	

3.3.1. SCCB protocol

The SCCB protocol has two types of transmission:

Three-Wire Data Transmission

Two-Wire Data Transmission

The difference of two type are the START and STOP conditions and the Three-Wire Data Transmission requires an additional signal named SCCB_E (SCCB enable) while Two-Wire Data Transmission requires only SIOC and SIOD.

The OV7670 uses **Two-Wire Data Transmission** to communicate with the master device.

3.3.1.1. Two-Wire Data Transmission (START and STOP conditions)

The Two-Wire Data Transmission is quite similar to I2C protocol. It requires only 2 signals SIOC and SIOD. There are START condition to start transferring data and STOP condition to stop transferring data. The START and STOP conditions are defined by the combination behaviors of SIOC and SIOD.


A START condition is indicated by a transition from tri-state ("Z") to high ("1") of SIOD, followed by a transition from high ("1") to low ("0") of SIOD. In addition, during those 2 transitions, SIOC must be high ("1").

Start of transmission

Start of transmission

Two-Wire Start of Transmission - Tri-State Supported

A STOP condition is indicated by a transmission from low ("0") to high ("1") of SIOD while SIOC is high



Two-Wire Stop of Transmission – Tri-State Supported

3.3.1.2. Two-Wire Data Transmission (Transmission cycles)

Between the START and STOP conditions, the data is transmitted through the SIOD wire from Master to Slave for writing or from Slave to Master for reading. There are three different transmission types:

- 3-phase write transmission cycle
- 2-phase write transmission cycle
- 2-phase read transmission cycle

The implementation in this project will use 3-phase write transmission cycle to transmit the data from the Master (FPGA) to Slave (OV7670)

3.3.1.3. What is a phase of transmission and how 3-phase data is created?

A phase contains a total of 9 bits. The 9 bits consist of an 8-bit sequential data transmission follow by a 9th bit. The 9th bit is a "don't care" bit.



Phase 1: ID Address

Phase 2: Sub-address / Read data

Phase 3: Write Data

Based on the description above, the data that the SIOD will carry must be

Name	START condition	8-bit id	Don't care bit	8-bit register address	Don't care bit	8-bit value	Don't care bit	STOP condition
data	3'b100	8'h42	1'b0	xxxx_xxxx	1'b0	xxxx_xxxx	1'b0	2'b01

3.3.1.4. Code explanation

Controlling SIOD wire – The SIOD wire either is driven by the data that the Master wants to send to the Slave or tri-state.

Generating data for 3-phase write transmission and the flag for the LUT to taking new register address and new data

```
always @ (posedge clk) begin
   taken_temp <= 1'b0;
   // If all 31 bits are transmitted
   if(busy_sr[31] == 0) begin
       // Assert SIOC high for starting new transmission
       sioc temp <= 1;
       // If New data is arrived from LUT
       if(send == 1) begin
                                                                                        - Creating data based on 3-phase
           if(divider == 8'b00000000) begin
                                                                                           write transmission
              data_sr <= {3'b100, id, 1'b0, rega, 1'b0, value, 1'b0, 2'b01};
                                                                                           The busy sr is used to tracked the
              busy_sr <= {3'b111, 9'b111111111, 9'b1111111111, 9'b1111111111, 2'b11};
                                                                                           current bit position of the data
              taken_temp <= 1'b1;</pre>
                                                                                         - Taken is the flag for the LUT to take
                                                                                           new register address and data
           else begin
             divider <= divider + 1;
       end
   end
```


Controlling SIOC wire - The SIOC wire either is driven by the data that the Master wants to send to the Slave or tri-state.

```
case ({busy_sr[31:29],busy_sr[2:0]})
                                                     → When SIOD has data for START and STOP conditions
    // For START condition
    6'b111 111: begin
        case (divider[7:6])
            2'b00: sioc temp <= 1;
                                                      For START condition, SIOC must be high while SIOD
            2'b01: sioc_temp <= 1;
                                                       move from tri-state to high ("1")
            2'b10: sioc temp <= 1;
            default: sioc_temp <= 1
        endcase
    end
    6'b111 110: begin
        case (divider[7:6])
            2'b00: sioc_temp <= 1;
                                                       SIOC must be high while SIOD moves from high ("1")
            2'b01: sioc_temp <= 1;
                                                       to low ("0") → Finish the START condition
            2'b10: sioc temp <= 1;
            default: sioc temp <= 1
        endcase
    end
```

```
6'b111 100: begin
     case (divider[7:6])
         2'b00: sioc_temp <= 0;
                                                 After finishing the START condition, SIOC moves from
         2'b01: sioc temp <= 0;
                                                 high ("1") to low ("0") for first transmission from
         2'b10: sioc_temp <= 0;
                                                 Master to Slave
         default: sioc_temp <= 0;
     endcase
end
6'b110 000: begin
    case (divider[7:6])
        2'b00: sioc_temp <= 0;
                                                  For STOP condition, SIOC must be high ("1") before
        2'b01: sioc temp <= 1;
                                                  any changing behaviors in SIOD
        2'b10: sioc_temp <= 1;
        default: sioc temp <= 1;
    endcase
end
6'b100 000: begin
    case (divider[7:6])
         2'b00: sioc temp <= 1;
        2'b01: sioc_temp <= 1;
                                                  SIOD goes from low ("0") to high ("1") while SIOC is
        2'b10: sioc_temp <= 1;
                                                  high ("1")
        default: sioc temp <= 1;
    endcase
end
6'b000 000: begin
    case (divider[7:6])
         2'b00: sioc_temp <= 1;
         2'b01: sioc temp <= 1;
                                                  SIOD goes from high ("1") to tri-state ("Z") while
        2'b10: sioc_temp <= 1;
                                                  SIOC is high ("1) → Finish the STOP condition
        default: sioc_temp <= 1;</pre>
    endcase
end
default: begin
    case (divider[7:6])
        2'b00: sioc temp <= 0;
                                                   Between the START and STOP condition, SIOC runs
        2'b01: sioc_temp <= 1;
                                                   at a 200 KHz frequency ("divider" is a counter for
         2'b10: sioc temp <= 1;
        default: sioc temp <= 0;
                                                   clock divider)
    endcase
end
```

3.3.2. Data for configuration

The module is similar to a LUT. The module will provide the data based on the receiving address. The data is a 16-bit combination of register address and value; the 8 MSB represents the register address and the 8 LSB represents the value to write into the register address. The register address and the value is based on the **Resister Set** section in the **OV7670 datasheet.**



Code explanation

Generating the flag to indicating all the data for configuration is sent


```
always @ (sreg) begin
   if (sreg == 16'hFFFF) begin
     finished_temp <= 1;
   end
   else begin
     finished_temp <= 0;
   end
end
end</pre>
The "FFFF" value indicating it's the end of the LUT which means all the data for configuration is sent.
Therefore, the finish signal is asserted end
```

Re-send all the data or move to the next data

```
// Get value out of the LUT
always @ (posedge clk) begin
                                                               Re-send all the data by
    if (resend == 1) begin
                                                              resetting the index value
         address <= {8{1'b0}};
    else if (advance == 1) begin
                                                                 Move to next data by
         address <= address+1;
                                                             incrementing the index value
    end
    case (address)
         0 : sreg <= 16'h12 80;
         1 : sreg <= 16'h12_80;
         2 : sreg <= 16'h12_04;
         3 : sreg <= 16'h11_00;</pre>
                                                               The register address and the
         4 : sreg <= 16'h0C 00;
                                                              value to write into the register
         5 : sreg <= 16'h3E_00;</pre>
                                                                  address at each index
        54 : sreg <= 16'hB3_82;
        55 : sreg <= 16'hB8 0A;
        default : sreg <= 16'hFF_FF;
   endcase
```

3.4. Capture Logic

OV7670 has multiple models for sending a color of a pixel. In this implementation, the **RGB 565 model** is used. Based on the **timing specification** in the **OV7670 datasheet**, the OV7670 requires 2 PCLK cycles after HREF signal is asserted to produce a color of a pixel.



Because the full RGB of a pixel is generated after 2 PCK cycles, it requires at least 3 PCLK cycles to write the full RGB color into a memory.

PCLK	Signal name	Data	Description of the cycle	
0	Href	1	Href is asserted, the first byte sent from the OV7670 is latched. Write-enable signal is not asserted	
	D latch (16-bit)	$xxxx_xxxx_R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}_R_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}$		
	D capture (16-bit)	xxxx_xxxx_xxxx_xxxx		
	WE	0		
1	Href	0	YY 6' 1 1 . 1	
	D latch (16-bit)	$R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0} - R_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0} - G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0} - B_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0}$	Href is de-asserted, the second byte sent from the	
	D capture (16-bit)	$xxxx_xxxx_R_oR_oR_oR_o_R_oG_oG_oG_o$	OV7670 is latched. Write-enable signal is not asserted	
	WE	0		
2	Href	1	Href is asserted, a new first byte sent from the OV7670 is latched.	
	D latch (16-bit)	$R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0} - R_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0} - R_{\scriptscriptstyle N}R_{\scriptscriptstyle N}R_{\scriptscriptstyle N}R_{\scriptscriptstyle N}R_{\scriptscriptstyle N}G_{\scriptscriptstyle N}G_{\scriptscriptstyle N}G_{\scriptscriptstyle N}$		
	D capture (16-bit)	$R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}R_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}G_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0}B_{\scriptscriptstyle 0}$	Write-enable signal is asserted to write the old	
	WE	1	16-bit data into the memory	

Subscript of "O" means old value of RGB and Subscript of "N" means new value of RGB