
ctrl
v_tc_0
ctrl
clk
clken
s_axi_aclk
s_axi_aclken
gen_clken
sof_state
resetn
s_axi_aresetn
fsync_in
vtiming_out
irq
fsync_out[0:0]
Video Timing Controller
v_axi4s_vid_out_0
video_in
vtiming_in
aclk
aclken
aresetn
fid
vid_io_out_clk
vid_io_out_ce
vid_io_out_reset
vid_io_out
vtg_ce
locked
overflow
underflow
fifo_read_level[10:0]
status[31:0]
sof_state_out
AXI4-Stream to Video Out
irq
rgb2dvi_0
RGB
aRst_n
PixelClk
SerialClk
TMDS
hdmi_tx
RGB to DVI Video Encoder (Source) (Pre-Production)
S_AXI_LITE
REF_CLK_I
s_axi_lite_aresetn
axi_dynclk_0
S_AXI_LITE
REF_CLK_I
s_axi_lite_aclk
s_axi_lite_aresetn
PXL_CLK_O
PXL_CLK_5X_O
LOCKED_O
Dynamic Clock Generator (Pre-Production)
S_AXI
axi_gpio_0
S_AXI
s_axi_aclk
s_axi_aresetn
GPIO
gpio_io_o[0:0]
AXI GPIO
proc_sys_reset_2
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
slowest_sync_clk
ext_reset_in
s_axi_CTRL
v_frmbuf_rd_0
s_axi_CTRL
ap_clk
ap_rst_n
Vitis™ HLS
m_axi_mm_video
m_axis_video
interrupt
m_axi_mm_video
interrupt
Video Frame Buffer Read