




**Clock buffers. Each FPGA clock enters one or two clk_buf cells; every output drives at most 4 loads through 33 R.**








**Hybrid 8x8 ultrasonic AESA**

Sheet: /Clock buffers/
File: clocks.kicad_sch

***Title: Clock buffers: 7 x 74LVC2G34 at the FPGA headers***

| Size: A3 | Date: 2026-10-20 | **Rev: 2** |
|---|---|---|
| KiCad E.D.A. 10.0.6 | | Id: 3/115 |