
Clock fan-out: 74LVC2G34 at the header, both gates on IN, 33 R series termination per output

Each output drives at most 4 loads (series termination works for a lumped load at the far end).

100 k pull-down keeps the clock low while the FPGA is unconfigured.




| | | |
|---|---|---|
| Sheet: /CLKB1/ | | |
| File: clk_buf.kicad_sch | | |
| **Title:** | | |
| Size: A4 | Date: | **Rev:** |
| KiCad E.D.A. 10.0.6 | | Id: 94/110 |