

AXU3EGB expansion headers (40-pin IDC, 2.54 mm). J1 = board J15 (TX, mics), J2 = board J16 (ADCs).


Pin 2 (+5V) and 39/40 (+3.3V) of the FPGA board are left open. Clocks sit between GND conductors (pins 31-37).

Spare FPGA pins tied to GND must stay inputs in the XDC. FPGA outputs: DRIVE 4, SLEW SLOW.






FPGA ribbon outputs: DRIVE 4, SLEW SLOW (near source-matched to the 100-ohm ribbon). DNP fallback: RC end termination 100 R + 47 pF per clock, fit only with DRIVE 8.



Idle pulls (FPGA unconfigured). TX_SCK, TX_LATCH, ADC_SCLK, ADC_CONVST and MIC_CLK_IN are pulled down in their clk_buf.



Sheet: /AXU3EGB headers/
File: headers.kicad_sch

Title:

Size: A3 | Date: | **Rev:**

KiCad E.D.A. 10.0.6 | Id: 110/110