
Exp 5: working-set sweep (region edges from curve: L1 144 KiB, L2 13.4541 MiB, DRAM-like from 76.1084 MiB)
latency (random chase)
L1
L2
SLC / transition
DRAM
latency (ns, log)
$10^2$
$10^1$
$10^0$
DRAM peak 460 GB/s (Apple spec)
sequential read, 1 thread (NEON, 128 B per step)
read bandwidth (GB/s, log)
$10^2$
4KiB
32KiB
256KiB
2MiB
16MiB
128MiB
1GiB
working set (bytes, log2 scale)