# **Building Blocks**

# **Entity Declaration**

Description	Example
entity entity_name is	entity register8 is
port (	port (
[signal] identifier {, identifier}: [mode] signal_type	clk, rst, en: <b>in</b> std_logic;
{; [signal] identifier {, identifier}: [mode] signal_type});	data: <b>in</b> std_logic_vector(7 downto 0);
<pre>end [entity ] [entity_name];</pre>	q: <b>out</b> std_logic_vector(7 downto 0);
	end register8;

# **Entity Declaration with Generics**

Description	Example
entity entity_name is	entity register_n is
generic (	generic(
[signal] identifier {, identifier}: [mode] signal_type	width: integer :=8);
[:=static_expression]	port (
{:[signal] identifier {, identifier}: [mode] signal_type	clk, rst, en: <b>in</b> std_logic;
[:=static_expression]});	data: <b>in</b> std_logic_vector(width-1 downto 0);
	q: <b>out</b> std_logic_vector(width-1 downto 0);
port (	end register_n;
[signal] identifier {, identifier}: [mode] signal_type	
{; [signal] identifier {, identifier}: [mode] signal_type});	
end [entity ] [entity_name];	

# **Architecture Body**

Description	Example
architecture architecture_name of entity_name is	architecture archregister8 of register8 is
type_declaration	begin
signal_declaration	process (rst, clk)
constant_declaration	begin
component_declaration	if (rst='1') then
alias_declaration	$q \le (others => '0');$
attribute_specification	elseif (clk'event and clk='1') then
subprogram_body	if (en='1') then
	$q \leq data;$
begin	else
{ process_statement	q <= q;
concurrent_signal_assignment_statement	end if;
component_instantiation_statement	end if;
generate_statement }	end process
end [architecture] [architecture_name];	end archregister8;
	architecture archfsm of fsm is
	type state_type is (st0, st1, st2);
	signal state: state_type;
	signal y, z: std_logic;
	begin

```
process begin
   wait until clk' = '1';
     case state is
      when st0 =>
       state <= st1;;
       y \le '1';
      when st1 =>
       state <= st2;;
       z <= '1';
      when others =>
       state <= st3;;
       y \le '0';
       z <= '0';
    end case;
end process;
end archfsm;
```

#### **Declaring a Component**

Description	Example
component _name	component register8
port (	generic(
[signal] identifier {, identifier}: [mode] signal_type	width: integer :=8);
{; [signal] identifier {, identifier}: [mode] signal_type});	port (
end component [component _name];	clk, rst, en: <b>in</b> std_logic;
	data: <b>in</b> std_logic_vector(7 downto 0);
	q: <b>out</b> std_logic_vector(7 downto 0);
	end component;

#### **Declaring a Component with Generics**

```
Description
                                                                                    Example
                                                             component register8
component _name
generic (
                                                              generic(
   [signal] identifier {, identifier}: [mode] signal_type
                                                                   width: integer :=8);
     [:=static_expression]
                                                              port (
  {:[signal] identifier {, identifier}: [mode] signal_type
                                                                clk, rst, en: in std_logic;
     [:=static_expression]});
                                                                data:
                                                                             in std_logic_vector(width-1 downto 0);
                                                                 q:
                                                                           out std_logic_vector(width-1 downto 0);
                                                                end component;
  [signal] identifier {, identifier}: [mode] signal_type
   {; [signal] identifier {, identifier}: [mode] signal_type});
end [component ] [component _name];
```

#### **Component Instantiation (named association)**

Description	Example
instantiation_label:	architecture arch8 of reg8 is
component_name	signal clock, reset, enable: std_logic;
port map (	<b>signal</b> data_in, data_out: std_logic_vector(7 downto 0);
port_name => signal_name	begin
expression	First_reg8:
variable_name	register8
open	port map (

## **Component Instantiation with Generics (named association)**

D	Description	Example
instruction_label:		architecture arch5 of reg5 is
component_name		<pre>signal clock, reset, enable: std_logic;</pre>
generic map(		<pre>signal data_in, data_out: std_logic_vector(7 downto 0);</pre>
generic_name => sign	nal_name	begin
exp	pression	First_reg5:
var	riable_name	Registern
ope	en	<b>generic map</b> (width $=> 5$ ) – no semicolon here
{, generic_name => sign	nal_name	port map (
exp	pression	$clk \Rightarrow clock,$
var	riable_name	rst => reset,
ope	en})	en => enable,
port map (		data =>data_in;
port_name => signal_name	me	q=> data_out);
exp	pression	end archreg5;
var	riable_name	
ope	en	
{, port_name => signal_n	name	
exp	pression	
var	riable_name	
ope	en});	

## **Component Instantiation (positional association)**

Description	Example
instantiation_label:	architecture arch8 of reg8 is
component_name	signal clock, reset, enable: std_logic;
port map ( signal_name   expression	<b>signal</b> data_in, data_out: std_logic_vector(7 downto 0);
variable_name   open	begin
{, signal_name   expression	First_reg8:
variable_name   open});	register8
	<pre>port map (clock, reset, enable, data_in, data_out);</pre>
	end archreg8;
	-

## **Component instantiation with Generics (positional association)**

Description	Example
instantiation_label:     component_name     generic map( signal_name  expression      variale_name open	architecture archreg5 of reg5 is signal clock, reset, enable: std_logic; signal data_in , data_out: std_logic_vector(7 downto 0); begin first_reg5: register_n generic map(5) port map (clock, reset, enable, data_in, data_out); end archreg5;

#### **Concurrent statements**

## **Boolean equations**

Description	Example
	$v \le (a \text{ and } b \text{ and } c) \text{ or } d;$ parenthesis req'd w/ 2-
relation { and relation}	level logic
relation {or relation}	$w \le a$ or b or c;
relation {xor relation}	$x \le a \text{ xor } b \text{ xor } c;$
relation {nand relation}	y<= a nand b nand c;
relation {nor relation}	$z \le a \text{ nor } b \text{ nor } c;$

## When-else conditional signal assignment

Example
<pre>x&lt;= '1' when b = c else '0'; y&lt;= j when state = idle else l when state = secon_state else m when others;</pre>

## With-select-when Selected Signal Assignment

Description	Example
with selection_expression select	architecture archfsm of fsm is
{identifier<= expression when identifier	type state_type is ( st0, st1, st2, st3, st4,
expression  discrete_range others,}	st5, st6, st7, st8);
indentifier<= expression when	signal state: state_type;
indentifier	signal y,z: std_logic_vector(3 downto 0);
expression discrete_range others;	begin
	with state select
	$x \le "0000" \text{ when } st0 st1;st0$

"or" st1
"0010" when st2 st3;
y when st4;
z when others;
end archfsm;

# Generate scheme for component instantiation or equations

Description	Example
generate_label: (for identifier in discret_range)   ( if	g1: for i in 0 to 7 generate
condition) generate	reg1: register8 prot map( clock, reset,
{concurrent_statement}	enable, data_in(i), data_out(i);
<pre>end generate[generate_label];</pre>	end generate g1;
	g2: for j in 0 to 2 generate
	$a(j) \le b(j) \operatorname{xor} c(j);$
	end generate g2;

# **Sequential statements**

#### **Process statement**

Description	Example
process (sensitivity_list)	my_process;
{type_declaration constant_declaration	process(rst,clk)
variable_declaration   alias_declaration }	constant zilch: std_logic_vector(7 downto
	0):= "0000_0000";
begin	begin
{ wait_statement  signal_assignment_statement	wait until clk = '1';
variable_assignment_statement	if $(rst = '1')$ then
	q<= zilch;
if_statement case_statement loop_statement	elsif (en = $'1'$ ) then
end process[process_label];	$q \le data;$
	else
	q<= q;
	end my_process;

## If-then-else statement

Description	Example
if condition then sequence_of_statements	if (count = "00") then
{elsif condition then	a<= b;
sequence_of_statements}	elsif( count = "10") then
[else sequence_of_statements]	a<=c;
end if;	else
	a<=d;
	end if;

#### **Case-when statement**

Description	Example
case expression is	case count is
{when identifier  expression	when "00" =>
discrete_range  others=>sequence_of_statements}	a<=b;
end case;	when "10" =>
	a<=c;
	when others =>
	a<=d;
	end case;

#### **For-loop statement**

Description	Example
[loop_lable:]	my_for_loop:
for identifier in discrete_range loop	for i in 3 downto 0 loop
{sequence_of_statements}	if reset(i) = '1' then
end loop[loop_label];	data_out(i)<= '0';
	end if;
	end loop my_for_loop;

## While-loop statement

Description	Example
[loop_label:]	count:= 16;
while condition loop	while (count> 0) loop
{sequence_of_statements}	count:= count - 1;
end loop[loop_label];	result<= result = data_in;
	end loop my_while_loop;

# **Describing Synchronous Logic Using Processes**

## No Reset (Assume clock is of type std\_logic)

Description	Example
[process_label:]	reg8_no_reset:
process (clock)	process (clk)
begin	begin
if clock'event <b>and</b> clock = '1' <b>then</b> or rising_edge	if clk'event <b>and</b> clk = '1' <b>then</b>
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end process [process_label];	end process Reg8_no_reset;
or	or
[process_label:]	reg8_no_reset:
process	process
begin	begin
wait until clock = '1';	wait until clock = '1';
synchronous_signal_assignment_statement;	$q \leq data;$
end process [process_label];	end process Reg8_no_reset;

# **Synchronous Reset**

Description	Example
[process_label:]	reg8_no_reset:
process (clock)	process (clk)
begin	begin
if clock'event and clock = '1' then	if clk'event and clk = '1' then
if synch_reset_signal = '1' then	if synch_reset = '1' then
synchronous_signal_assignment_statement;	q <= "0000_0000";
else	else
synchronous_signal_assignment_statement;	q <= data;
end if;	end if;
end if;	end if;
end process [process_label];	end process;

## **Asynchronous Reset or Preset**

Description	Example
[process_label:]	reg8_async_reset:
<b>process</b> (reset, clock)	process (asyn_reset, clk)
begin	begin
if reset = '1' then	if asynch_reset = '1' then
asynchronous_signal_assignment_statement;	$q \ll (others => '0');$
<b>elsif</b> clock'event and clock = '1' <b>then</b>	elsif clk'event and clk = '1' then
synchronous_signal_assignment_statement;	$q \leq data;$
end if;	end if;
end process [process_label];	end process reg8_async_reset;

# **Asynchronous Reset and Preset**

Description	Example
[process_label:]	reg8_async:
<b>process</b> (reset, preset, clock)	<pre>process (asyn_reset,async_preset, clk)</pre>
begin	begin
if reset = '1' then	<pre>if asynch_reset = '1' then</pre>
asynchronous_signal_assignment_statement;	q <= (others => '0');
elsif preset = '1' then	els <b>if</b> asynch_preset = '1' <b>then</b>
synchronous_signal_assignment_statement;	q <= (others => '1');
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
synchronous_signal_assignment_statement;	q <= data;
end if;	end if;
end process [process_label];	end process reg8_async;

# **Conditional Synchronous Assignment (enables)**

Description	Example
[process_label:]	reg8_sync_assign:
process (reset,clock)	process (rst, clk)
begin	begin
if reset = '1' then	<b>if</b> rst = '1' <b>then</b>
asynchronous_signal_assignment_statement;	q <= (others => '0');
elsif clock'event and clock = '1' then	elsif clk'event and clk = '1' then
<b>if</b> enable = '1' then	if enable = '1' then

## bit and bit\_vector

Description	Example
• Bit values are: '0' and '1.	signal x: bit;
Bit vector is an array of bits.	if x = \1' then
• Pre-defined by the IEEE 1076 standard.	state <= idle;
• This type was used extensi vely prior to the introduction and synthesis-tool vendor support of std_logic_1064.	<pre>else    state &lt; = start; end if;</pre>
Useful when metalogic values not required.	

#### Boolean

Description	Example
Values are true and false	signal a: boolean;
Often used as return values of function.	<pre>if a = '1' then state &lt;= idle;</pre>
	else
	state < = start;
	end if;

## Integer

Description	Example
<ul> <li>Values are the set of integers.</li> <li>Data objects of this type are often used for defining widths of signals or as an operand in an addition or subtraction.</li> <li>The types std_logic_vector work better than integer for components such as counters because the use of integers may cause "out of range" run-time simulation errors when the counter reaches its maximum value.</li> </ul>	<pre>Entity counter_n is    Generic (         Width: integer := 8);    port (         clk, rst: in std_logic;         count: out std_logic_vector(width-1 downto 0));    end counter_n;     Process(clk)    Begin         If (rst = `1') then</pre>

## **Enumeration Types**

Description	Example
<ul> <li>Values are user-defined.</li> <li>Commonly used to define states for a state machine.</li> </ul>	<pre>architecture archfsm of fsm is   type state_type is (st0, st1, st2);   signal state: state_type;   signal y, z: std_logic; begin   process   begin</pre>

```
wait until clk'event = 'l';
case state is
when st0 =>
    state <= st2;
    y <= 'l'; z <= '0';
when st1 =>
    state <= st3;
    y <= 'l'; z <= 'l';
when others =>
    state <= st0;
    y <= '0'; z <= '0';
end case;
end process;
end archfsm;</pre>
```

#### **Variables**

Description	Example
<ul> <li>Values can be used in processes and subprograms – that is, in sequential areas only.</li> <li>The scope of a variable is the process or subprogram.</li> <li>A variable in a subprogram.</li> <li>Variables are most commonly used as the indices of loops of for the calculation of intermediate values, or immediate assignment.</li> <li>To use the value of a variable outside of the process or subprogram in which it was declared, the value of the variable must be assigned to a signal.</li> <li>Variable assignment is immediate, not scheduled.</li> </ul>	<pre>architecture archloopstuff of loopstuff is     signal data: std_logic_vector(3 downto 0);     signal result: std_logic; begin     process (data)     variable tmp: std_logic; begin     tmp := '1';     for i in a'range downto 0 loop         tmp := tmp and data(i);     end loop;     result &lt;= tmp; end process; end archloopstuff;</pre>

# **Data Types and Subtypes**

#### Std\_logic

Description	Example
Values are:	signal x, data, enable: std_logic;
'U', Uninitialized 'X', Forcing unknown '0', Forcing 0 '1', Forcing 1 'Z', High impedance 'W', Weak unknown 'L', Weak 0 'H', Weak 1 '-', Don't care  The standard multivalue logic system for VHDL model interoperability.  A resolved type (i.e., a resolution function is used to determine.  To use must include the following two lines: Library ieee; Use ieee.std_logic_1164.all;	x <= data when enable = `1' else `Z';

# Std\_ulogic

Description	Example
Values are:	signal x, data, enable: std_ulogic;
'U', Uninitialized 'X', Forcing unknown '0', Forcing 0 '1', Forcing 1 'Z', High impedance 'W', Weak unknown 'L', Weak 0 'H', Weak 1 '-', Don't care  • An unresolved type (i.e., a signal of this type may have only one driver).  • Along with its subtypes, std_ulogic should be used over user-defined types to ensure interoperability of VHDL models among synthesis and simulation tools.  • To use must include the following two lines: Library ieee; Use ieee.std_ilogic_1164.all;	x <= data when enable = '1' else 'Z';

# $Std\_logic\_vector\ and\ std\_ulogic\_vector$

Description	Example
<ul> <li>Are arrays of type std_logic and std_ulogic.</li> <li>Along with its subtypes, std_logic_vector should be used over user defined types to ensure interoperability of VHDL models among synthesis and simulation tools.</li> <li>To use must include the following two lines: Library ieee; Use ieee.std_logic_1164.all;</li> </ul>	<pre>signal mux: std_logic_vector(7 downto 0); if state = address or state = ras then    mux &lt;= dram_a; else    mux &lt;= (others =&gt; 'Z'); end if;</pre>

# In, Out, Buffer, Inout

Description	Example
• In: Used for signals (ports) that	entity dff_extra is
are inputs-only to an entity.	port(
<ul> <li>Out: Used for signals that are</li> </ul>	D: in STD_LOGIC_vector(3 downto 0);
outputs-only and for which the	clock: in STD_LOGIC;
values are not required internal	E: in STD_LOGIC;
to the entity.	Q : out STD_LOGIC_vector(3 downto 0)
<ul> <li>Buffer: Used for signals that</li> </ul>	);
are outputs, but for which the	end dff_extra;
alues are required internal to the	
given entity. Caveat with	architecture behavior of dff_extra is
usage: If the local port of an	begin
instantiated component is of	process(clock) begin
mode buffer, then if the actual	if(clock = '1' and clock'EVENT) then
is also a port, it must be of	if(E = '1') then
mode buffer as well. For this	$Q \leq D;$

reason, some designers standardize on mode buffer as well.

• Inout: Used for signals that are truly bidirectional. May also be used for signals that are inputsonly or outputs, at the expense of code readability.

end if; end if; end process; -- enter your statements here --

end behavior;

# **Operator**

All operators of the class have the same level of precedence. The classes of operators are listed here in order of the decreasing precedence. Many of the operators are overloaded in the std\_logc\_1164, numeric\_bit, and nmeric\_std packages.

#### **Miscellaneous Operators**

Description	Example
• Operator: **, abs, not .	variable a, b: integer range 0 to 255;
<ul> <li>The not operator is used frequently, the other two are rarely used for designs to be synthesized.</li> <li>Predefined for any integer type (*, /, mod, rem), and any floating point type (*,/).</li> </ul>	a <= b *2;

#### Sign

Description	Example
• Operators: +,	variable a, b, c: integer range 0 to 255;
Rarely used for synthesis.	h <= (0 + 5):
<ul> <li>Predefined for any numeric type (floating point or integer).</li> </ul>	$b \le -(a+5);$

#### **Adding Operators**

Description	Example
Operators: +,-	signal count: integer range 0 to 255;
<ul> <li>Used frequently to describe incrementers,</li> </ul>	
decrementers, adders, and subtractors.	count <= count -5;
<ul> <li>Predefined for any numeric type.</li> </ul>	

#### **Shift Operators**

Description	Example
<ul> <li>Opertors: sll, srl, sla, sra, rol, ror.</li> </ul>	signal a, b: bit_vector(4 downto 0);
<ul> <li>Used occasionally.</li> </ul>	signal c: integer range 0 to 4;
<ul> <li>Predefined for any one-dimesional array</li> </ul>	
with elements of type bit or Boolean.	$a \le b \text{ ror } c;$
Overloaded for std_logic arrays.	

# **Relational Operators**

Description	Example
<ul> <li>Operators: =, /=, &lt;, &lt;=, &gt;&gt;=.</li> <li>Used frequently for comparisons.</li> </ul>	signal a, b: integer range 0 to 255; signal c: std_logic;
<ul> <li>Predefined for any type (both operands must be of same type).</li> </ul>	if $a >= b$ then $c <= '1';$
	else c <= '0':

# **Logical Operators**

Description	Example
<ul> <li>Operators: and, or, nand, nor, xor, xnor.</li> </ul>	signal a, b, c, d: std_logic;
<ul> <li>Used frequently to generate Boolean</li> </ul>	
equations.	$a \le b \text{ nand } c;$
<ul> <li>Predefined for types bit and Boolean.</li> </ul>	$d \le a \text{ xor } b;$
Std_logic_1164 overloads these operators	
for std_ulogic and its subtypes.	