SHA256


- o Part-1: Develop SHA256 RTL model
- o Part-2: Develop bitcoin hashing RTL model using SHA256 hash function
 - 2a: Serial Implementation2b: Parallel Implementation

Testbench will be provided for both Part-1 and Part-2:

- Expected behavior of SHA256 and bitcoin model will be implemented in testbench
- If RTL model does not generate correct hash value, then testbench will generate failure message otherwise it will generate success messages.
- Students have to ensure RTL models developed work as per the expectations
- Testbench filename: tb_simplified_sha256.sv

What is Secure Hash Algorithm (SHA256)?


- SHA stands for "Secure Hash Algorithm"
 - It is a cryptographic method of converting input data of any kind and size, into a string of fixed number of characters



- Goal is to compute a unique hash value for any input data or message
- No matter the size of the input, the output is the fixed size message digest
- There are multiple SHA Algorithms
 - SHA-1: Input message up to <2^64 bits produces 160-bit output hash value (a.k.a message digest)
 - SHA-2: Input message up to 2^64 bits produces 256-bit output hash value
 - o SHA-2: Input message of 2^1028 bits produces 512-bit output hash value

What is Secure Hash Algorithm (SHA256) ?

In SHA-256 messages up to 2^64 bits (2.3 billion gigabytes) are transformed into 256-bit digest




SHA256 Properties

- Cryptographic hashing function needs to have certain properties in order to be completely secured. These are:
 - Compression
 - o Avalanche Effect
 - Determinism
 - o Pre-Image Resistant (One Way Function)
 - o Collision Resistance
 - Efficient (Quick Computation)


Compression

 Output hash should be a fixed number of characters, regardless of the size of the input message!




Avalanche Effect

- A minimal change in the input change the output hash value dramatically!
 - This is helpful to prevent hacker to predict output hash value by trial and error method



Determinism

- Same input must always generate the same output by different systems
 - Any machine in the world which understands hashing algorithm should able generate same output hash value for a same input message



Same output hash value generated from same Input message by any machine which runs same secure hashing algorithm!

Pre-Image Resistant (One-Way) And Efficient

- Secure hashing algorithm should be a One-Way function
 - o There should be no way to reverse the hashing process to retrieve the original input message!
 - o If input message can be retrieved from output hash value then the whole concept will fail!



db2c26da2750dea1add7d7677c22d6dcb 6dc4e2674357c82c39bb96d563f0578

- Efficient: Creating the output hash should be a fast process that doesn't make heavy use of computing power
 - o Should not need supercomputers or high end machines to generate hash!
 - More feasible for usage!

Collision Resistance


- Practically impossible to find two different inputs that produce the same output
 - Since input can be large combination values and output is smaller fixed value, it is mathematically possible to find two input messages having same output hash value
 - o It must withstand collision!



password# defcon12 db2c26da2750dea1add7d7677c22d6dcb 6dc4e2674357c82c39bb96d563f0578


Two different input blocks with same output hash value should be practically impossible even though mathematically possible!

Applications of SHA256: Verifying File Integrity




- Software manufacturer wants to ensure that the executable file is received by users without modification
- Sends out the file to users and publishes its hash in NY Times
- The goal is integrity, not secrecy
- Idea: given goodFile and hash(goodFile), very hard to find badFile such that hash(goodFile)=hash(badFile)

Applications of SHA256: Authentication



- Alice wants to ensure that nobody modifies message in transit(both integrity and authentication)
- Idea: given msg,
 - very hard to compute H(SECRET, msg) without SECRET;
 - easy with SECRET



```
Compression
                                            for (t = 0; t < 64; t++) begin
Function includes
                                                if (t < 16) begin
                                                    w[t] = dpsram tb[t]; // Get Input Message 512-bit block and store in Wt array
two steps:
                                  Step 1:
                                                end else begin
Work Expansion
                                                    s0 = rightrotate(w[t-15], 7) ^ rightrotate(w[t-15], 18) ^ (w[t-15] >> 3);
                                   Word
followed by
                                                    s1 = rightrotate(w[t-2], 17) ^ rightrotate(w[t-2], 19) ^ (w[t-2] >> 10);
                                Expansion
                                                    w[t] = w[t-16] + s0 + w[t-7] + s1;
SHA256 operation
                                                end
                                            end
                                                                         D
                                                                                           H
                                                                                                              w[t]
                                 Step 2:
                                 SHA256
                                Operation
                                 Performed
                                 64 times
                                 t = 0 \text{ to } 63
```


15

General Assumptions

- Input message must be <=2⁶⁴ bits
- Message is processed in 512-bit blocks sequentially
- Message digest (output hash value) is 256 bits

SHA256 Algorithm

- Step 1: Append padding bits (1 and 0's)
 - A L-bit message M is padded in the following manner:
 - Add a single "1" to the end of M
 - Then pad message with "0's" until the length of message is congruent to 448, modulo 512 (which means pad with 0's until message is 64-bits less than some multiple of 512).
- Step 2: Append message length bits in 0 to 63 bit position
 - Since SHA256 supports until 2^64 input message size, 64 bits are required to append message length




SHA256 Algorithm

- Example: Lets say, original Message is L = 640 bits
 - Since message blocks have minimum 512 chunks, to fit original message of 640 bits in 512 bits chunks, it would require 2 message blocks (n = 2)
 - M0 (first block) Size = 512 bits (no padding required)
 - M1 (second block) Size = 512 bits after padding
 - **512 bits** = 128 bits of original message + 1 bit for appending '1' + 319 bits of 0's + 64 bit message length

18

■ Message length=decimal value 640 stored in 0 to 63 bits



- Step 3 : Buffer Initialization
 - Initialize message digest (MD) buffers / output hash to these 8 32-bit words

H0 = 6a09e667

H1 = bb67ae85

H2 = 3c6ef372

H3 = a54ff53a

H4 = 510e527f

H5 = 9b05688c

H6 = 1f83d9ab

H7 = 5be0cd19


- **Step 4:** Processing of the message (algorithm)
 - Divide message M into 512-bit blocks, M₀, M₁, ... M_i, ...
 - Process each M_i sequentially, one after the other
 - Input:
 - W₊: a 32-bit word from the message
 - K₁: a constant array
 - HO, H1, H2, H3, H4, H5, H6, H7 : current MD (Message Digest)
 - Output:
 - H0, H1, H2, H3, H4, H5, H6, H7: new MD (Message Digest)
 - At the beginning of processing each M_i, initialize (A, B, C, D, E, F, G, H) = (H0, H1, H2, H3, H4, H5, H6, H7)
 - Then 64 processing rounds of 512-bit blocks
 - Each step t (0 ≤ t ≤ 63): Word expansion for W₁
 - If t < 16
 - W₊ = tth 32-bit word of block M₊
 - If 16 ≤ t ≤ 63

 - $s_0 = (W_{t-15} \text{ rightrotate 7}) \text{ xor } (W_{t-15} \text{ rightrotate 18}) \text{ xor } (W_{t-15} \text{ rightshift 3})$ $s_1 = (W_{t-2} \text{ rightrotate 17}) \text{ xor } (W_{t-2} \text{ rightrotate 19}) \text{ xor } (W_{t-2} \text{ rightshift 10})$
 - $W_t = W_{t-16} + S_0 + W_{t-7} + S_1$

- Step 4: Cont'd
 - K₁ constants

K[0..63] = 0x428a2f98, 0x71374491, 0xb5c0fbcf, 0xe9b5dba5,0x3956c25b, 0x59f111f1, 0x923f82a4, 0xab1c5ed5, 0xd807aa98, 0x12835b01, 0x243185be, 0x550c7dc3, 0x72be5d74, 0x80deb1fe, 0x9bdc06a7, 0xc19bf174, 0xe49b69c1, 0xefbe4786, 0x0fc19dc6, 0x240ca1cc, 0x2de92c6f, 0x4a7484aa, 0x5cb0a9dc, 0x76f988da, 0x983e5152, 0xa831c66d, 0xb00327c8, 0xbf597fc7, 0xc6e00bf3, 0xd5a79147. 0x06ca6351. 0x14292967. 0x27b70a85. 0x2e1b2138. 0x4d2c6dfc, 0x53380d13, 0x650a7354, 0x766a0abb, 0x81c2c92e, 0x92722c85, 0xa2bfe8a1, 0xa81a664b, 0xc24b8b70, 0xc76c51a3, 0xd192e819, 0xd6990624, 0xf40e3585, 0x106aa070, 0x19a4c116, 0x1e376c08, 0x2748774c, 0x34b0bcb5, 0x391c0cb3, 0x4ed8aa4a, 0x5b9cca4f, 0x682e6ff3, 0x748f82ee, 0x78a5636f, 0x84c87814, 0x8cc70208, 0x90befffa, 0xa4506ceb, 0xbef9a3f7, 0xc67178f2

- Step 4 : Cont'd
 - Each step t $(0 \le t \le 63)$:
- $S_0 = (A \text{ rightrotate } 2) \text{ xor } (A \text{ rightrotate } 13) \text{ xor } (A \text{ rightrotate } 22)$
- maj = (A and B) xor (A and C) xor (B and C) $t_2 = S_0 + maj$
- $S_1 = (E \text{ rightrotate } 6) \text{ xor } (E \text{ rightrotate } 11) \text{ xor } (E \text{ rightrotate } 25)$
- ch = (E and F) xor ((not E) and G) $t_1 = H + S_1 + ch + K[t] + W[t]$
 - $(A, B, C, D, E, F, G, H) = (t_1 + t_2, A, B, C, D + t_1, E, F, G)$



- Step 4 : Cont'd
 - Finally, when all 64 steps have been processed, set

```
H0 = H0 + a

H1 = H1 + b

H2 = H2 + c

H3 = H3 + d

H4 = H4 + e

H5 = H5 + f

H6 = H6 + g


H7 = H7 + h
```

- Step 5 : Output
 - When all M_j have been processed, the 256-bit hash of M is available in H0, H1, H2, H3, H4, H5, H6, H7

Module Interface

- Wait in idle state for start, read message starting at message_addr and write final hash {H0, H1, H2, H3, H4, H5, H6, H7} in 8 words to memory starting at output_addr. message_addr and output_addr are word addresses.
- Message size is "hardcoded" to 40 words (1280 bits).
- Set done to 1 when finished.

Testbench has memory defined named "dpsram[0:16383]" which has all 40 word of input message available




25

Design for any message size

- Once you are done with the FIXED 40 words implementation you should do these updates to the design.
- The same design should support different Message sizes.
- The parameter NUM_OF_WORDS has the message size.
- The testbench and memory will be conforming to this parameter.
- Make sure you compute one block at a time and pass the hash values generated in previous block to the next on properly.
- Once all blocks have been completed write the hash values to the memory.
- Report Requiremnts
- Simulate for NUM_OF_WORDS=20,30,40;
- Compare the resource Utilization for these three sizes. Mention which values are same, and which are not. Explain clearly why.
- Compare the cycle latency of the three. Explain the differences.

Design for any message size



Module Interface

 Write the final hash {H0, H1, H2, H3, H4, H5, H6, H7} in 8 words to memory starting at output_addr as follows:

```
mem_addr <= output_addr;
mem_write_data <= H<sub>0</sub>;

mem_addr <= output_addr + 1;
mem_write_data <= H<sub>1</sub>;


...

mem_addr <= output_addr + 7;
mem_write_data <= H<sub>7</sub>;
```

output_addr	НО
output_addr + 1	H1
output_addr + 2	H2
output_addr + 3	Н3
output_addr + 4	H4
output_addr + 5	H5
output_addr + 6	Н6
output_addr + 7	H7

Module Interface

Your assignment is to design the yellow box:



No Inferred Megafunctions or Latches


- In your Quartus compilation message ensure :
 - No inferred megafunctions: Most likely caused by block memories or shift-register replacement. Can turn OFF "Automatic RAM Replacement" and "Automatic Shift Register Replacement" in "Advanced Settings (Synthesis)". If you still see "inferred megafunctions", contact Professor. Your design will not pass if it has inferred megafunctions.
 - No inferred latches: Your design will not pass if it has inferred latches.

No Block Memory Bits

• In your bitcoin_hash.fit it <u>must</u> say **Total block memory bits is 0** (otherwise will not pass).

```
; Successful - Wed May 09 15:37:04 2018
; Fitter Status
                                    : 17.1.0 Build 590 10/25/2017 SJ Lite Edition
 Quartus Prime Version
; Revision Name
                                    ; bitcoin hash
: Top-level Entity Name
                                    : bitcoin hash
                                    ; Arria II GX
; Family
: Device
                                    : EP2AGX45DF29T5
: Timing Models
                                    ; Final
 Logic utilization
                                    : 8 %
      Combinational ALUTs
                                    ; 2,009 / 36,100 (6%)
      Memory ALUTS
                                    ; 0 / 18,050 ( 0 % )
      Dedicated logic registers
                                    ; 1,257 / 36,100 (3%)
; Total registers
                                    : 1257
; Total pins
                                    ; 118 / 404 ( 29 % )
; Total virtual pins
                                    : 0
  Total block memory bits
  DSP block 18-bit elements
                                    ; 0 / 232 ( 0 % )
```

- If not, go to "Assignments—Settings" in Quartus, go to "Compiler Settings", click "Advanced Settings (Synthesis)"
- Turn OFF "Auto RAM Replacement" and "Auto Shift Register Replacement"



Details and Requirements

- Only for bitcoin hashing provide, bitcoin_hash.fit, bitcoin_hash.sta files
- Explain briefly what SHA-256 is and bitcoin hashing
- Describe algorithm for both SHA-256 and Bitcoin hashing implemented in your code
- Simulation waveform snapshot for both SHA-256 and Bitcoin hashing
- Provide modelsim transcript window output indicating passing test results generated from self-checker in testbench for both SHA-256 and Bitcoin hashing
- Provide synthesis resource usage and timing report for bitcoin hash only.
 - · Should include ALUTs, Registers, Area, Fmax snapshots
 - · Provide fitter report snapshot
 - · Provide Timing Fmax report snapshots
 - Make sure to use Arria II GX EP2AGX45DF29I5 device and use Fmax for Slow 900mV 100C Mod
- Copy of the <u>fitter reports</u> (not the flow report) with area numbers.
- Make sure to use Arria II GX EP2AGX45DF29I5 device
- IMPORTANT: Make sure Total block memory bits is 0.

Hints

Hints

- Since message size is hardcoded to 40 words, then there will be exactly 3 blocks.
- First block:
 - w[0]...w[15] correspond to first 16 [0:15] words in memory
- Second block:
 - w[0]...w[15] correspond to next 16 [16:31] words in memory
- Third block:
 - w[0]...w[7] correspond to remaining 8 [32:39] words in memory
 - w[8] <= 32'80000000 to put in the "1" delimiter
 - w[9]...w[13] <= 32'00000000 for the "0" padding
 - W[14] <= 32'00000000 for the "0" padding (these are upper 32 bits of message length bits)
 - w[15] <= 32'd640, since 40 words = 1280 bits (these are lower 32 bits of message length bits)

Hints

You must use "clk" as the "mem_clk".

```
assign mem_clk = clk
```

Using "negative" phase of "clk" for "mem_clk" is not allowed.

Hints: Parameter Arrays

Declare SHA256 K array like this:

Use it like this:

$$tmp \le g + sha256_k[i];$$

Hints: Right Rotation

Right rotate by 1

```
{x[30:0], x[31]}
((x >> 1) | (x << 31))
```


• Right rotate by r

Possible Results


☐ A reasonable "median" target:

- #ALUTs = 1768, #Registers = 1209, Area = 2977
- Fmax = 107.97 MHz, #Cycles = 147
- Delay (microsecs) = 1.361, Area*Delay (millesec*area) = 4.053

- To **read** from the memory:
 - Set mem_addr = address to read from (ex: 0x0000), mem_we = 0
 - At next clock cycle, read data from mem_read_data
- To write to the memory:
 - Set mem_addr = address to write to (ex: 0x0004), mem_we = 1, mem_write_data = data that you wish to write



- You can issue a new read or write command every cycle, <u>but</u> you have to wait for next cycle for data to be available on <u>mem_read_data</u> for a <u>read</u> command.
- <u>Be careful</u> that if you set <u>mem_addr</u> and <u>mem_we</u> inside <u>always_ff</u> block, compiler will produce flip-flops for them, which means external memory will not see the address and write-enable until another cycle later.



☐ THIS IS INCORRECT

```
always ff @(posedge clk, negedge reset n) begin
   if (!reset n) begin
     state <= S0;
   end else
      case (state)
       S0: begin
           mem we <= 0; // mem we is 0 for memory read
           mem addr <= 100; // address from where we want to read
           state <= S1;
       end
       S1: begin
           value <= mem read data; // data not yet available</pre>
           state <= S2;
       end
        . . .
```

☐ Have to wait an extra cycle, correct way of reading from memory

```
always ff @(posedge clk, negedge reset n) begin
   if (!reset n) begin
      state <= S0;
   end else
      case (state)
        S0: begin
           mem we \leq 0;
           mem addr \leq 100;
           state <= S1;
       end
        S1: // memory only sees addr 100 in this cycle
            state <= S2;
        S2: begin
           value <= mem read data; // for addr 100</pre>
        . . .
```

Pipelining the Memory Read

```
case (state)
    S0: begin
       mem we \ll 0;
       mem addr <= 100;
        state <= S1;
    end
    S1: begin
       mem we \ll 0;
       mem addr <= 101;
        state <= S2;
    end
    S2: begin
       value <= mem read data; // for addr 100</pre>
        state <= S3;
    end
    S3: begin
       value <= mem read data; // for addr 101</pre>
        state <= S4;
    . . .
```

Memory Write Example


☐ Notice here that we assign address to mem_addr and data to mem_write_data in the same cycle.

```
always ff @(posedge clk, negedge reset n) begin
   if (!reset n) begin
     state <= S0;
   end else
     case (state)
       S0: begin
           mem we <= 1; // mem we is 1 for writing
           mem addr <= 100; // assigning address where we want to write
               mem write data <= 20; //assigning the value which we want to write
           state <= S1;
       end
       S1: begin
           state <= S2;
       end
        . . .
```


FSM Design Template (Part-1 Scalable Implementation to Part-2)

j := number of block iteration variable

i := number of processing counter variable



FSM Design Template (Part-1 Non-Scalable Implementation to Part-2)



References

- SHA256 Algorithm References :
 - o https://en.wikipedia.org/wiki/SHA-2
 - https://medium.com/bugbountywriteup/breaking-down-sha-256-algorithm-2ce61d86f7a3
- Hashing Function Application (Password Protection):
 - https://www.youtube.com/watch?v=cczlpiiu42M&t=3s