

Deposit between clock edges, after the reset flush;
release reset with no further asserting edge.

Hazard: RST_N going x -> 0 is an asserting negedge and
fires the asynchronous reset over the deposited state.