```
(1)
     ) I_{NW} \\ R_{TIA} \\ Ref - \\ VSS \\ \hline R_{TIA} < I_{NW} < \frac{VDD - V_{Ref}}{R_{TIA}}
         R_{TIA} < I_{NW} < \frac{R_{TIA}}{R_{TIA}}
I_{NW}
??
??
V_{TIA} = V_{Ref} + (I_{NW} - I_{bias})R_{TIA} + \Delta i R_{TIA}
(2)

INW

INW

RTIA

HOUT

the
chip
core
core
core
strains
the
size
of
re-
sis-
tors.
Our
curt
de-
sign,
it
hard
to
make
wide
lim-
rahge
re-
sis-
tor
with
```

```
\begin{array}{c} shows\\ the\\ Tran-\end{array}
   \bar{s}impedance
 Am-
pli-
fier
cir-
cuit.
We
im-
ple-
 ment
the
op-
er-
a-
tional
pli-
fier
in TIA
with
the
two-
stage,
differential-
pair
struc-
ture.
This
sim-
ple
struc-
ture
has
such
large
out-
put
cur-
rent
and
wide
out-
put
put
put
 \begin{array}{l} \vec{r} \vec{d} \vec{n} ge. \\ {}_{d} c. jpg The dc simulation results of TIA. The x-axis represents positive/negative input current (log scale). \textbf{(a)} is the {}_{out} \\ \textbf{(b)} \\ \textbf{(d)} \\ V_{out} \\ \frac{\partial V_{out}}{\partial I_{in}} \\ \textbf{(a)} \\ \textbf{(c)} \end{array} 
 (\mathbf{a})_{ac.jpg} The acsimulation results of TIA. The x-axis is the input signal frequency. (\mathbf{a}) is the _{out} (\mathbf{b})_{ac}
                 Fig.??
 and Fig.??
are the dc and post-
simula
simulation
of
the A
Fig.??
shows
that
the A
TIA
has
con-
stant
tran-
simpedance
of
100kΩ
when
the
in-
put
curt
range
 is
is
is
6\mu A \sim
-10\mu A.
Fig. \ref{fig. properties}(a)
in
di
cates
that
the
band-
avidth
```