

??
 I_D
 g_m
 $??$
 $??$
 $??$
 I_D
 $??$
 $?$
 I_D
 V_G
 I_D
 V_G
 I_D
 I_D
 V_G
 $??$
 V_{out}
 $?$
 g_m
 $??$
 v_s
 V_{out}
 $v_s g_m \times$
 R_{TIA}
 $I_D V_G$
 $g_m =$
 $\frac{\partial I_D}{\partial V_G}$
 g_m
 V_{out}
 g_m^{out}
 V_G
 I_D
 I_D
 g_m
 $??$
 $??$
 R_{NW}
 I_{NW}
(a)
 $?$
 R_{NW}
 $??$
(b)
 $I_{NW} =$
 $(V_{Ref} -$
 $V_{in}) / R_{NW}$
 $\Delta i =$
 $\Delta v_i / R_{NW}$
 $??$
 $V_{TIA} = V_{Ref} + I_{NW} R_{TIA} + \Delta i R_{TIA}$

(1)

$$\frac{I_{NW} R_{TIA}}{V_{SS}^{Ref} - \frac{V_{DD} - V_{Ref}}{R_{TIA} < I_{NW} < \frac{V_{DD} - V_{Ref}}{R_{TIA}}}}$$

R_{TIA}
 I_{NW}
 $??$
 $??$

(2)

$$V_{TIA} = V_{Ref} + (I_{NW} - I_{bias}) R_{TIA} + \Delta i R_{TIA}$$

I_{NW}
 Δi
 R_{TIA}
 However,
 the
 chip
 area
 constraints
 the
 size
 of
 re-
 sis-
 tors.
 In
 our
 cir-
 cuit
 de-
 sign,
 it
 is
 hard
 to
 make
 a
 wide
 im-
 range
 re-
 sis-
 tor
 with

shows
the
Tran-
s impedance
Am-
pli-
fier
cir-
cuit.
We
im-
ple-
ment
the
op-
er-
a-
tional
am-
pli-
fier
in
TIA
with
the
two-
stage,
differential-
pair
struc-
ture.
This
sim-
ple
struc-
ture
has
over-
its
such
as
large
out-
put
cur-
rent
and
wide
out-
put
volt-
age
range.

dc.jpg The dc simulation result of TIA. The x - axis represents positive/negative input current (log scale). (a) is the i_{out}

(c)

(b)

(d)

V_{out}
 $\frac{\partial V_{out}}{\partial I_{in}}$

(a)

(c)

ac.jpg The ac simulation result of TIA. The x - axis is the input signal frequency. (a) is the i_{out}

(b)

Fig.??

and
Fig.??

are

the

dc

and

dc

post-

simulation

of

the

TIA

Fig.??

shows

that

the

TIA

has

con-

stant

tran-

s impedance

of

100k Ω

when

the

in-

put

cur-

rent

range

is

6 μ A \sim

-10 μ A.

Fig.?? (a)

in-

di-

cates

that

the

band-

width