Memory Management

Agenda

- Basics
- Memory allocation
- · Virtual memory and demand paging
- · Page replacement algorithms
- Frame allocation policies
- · Page faults and thrashing
- Segmentation
- Memory-mapped I/O
- · Managing kernel memory

Basics of memory management

- Basic requirement of memory management is two-fold: correctness and security
 - A process should read from or write to a piece of data if and only if the piece of data belongs to that process
 - Every piece of data has an address and the address can be determined at three different points: compilation, loading, and execution

Address binding

- If the compiler knows exactly where a data will be placed in memory, it can generate absolute addresses
 - Reduces flexibility in memory allocation
 - How to bind addresses for dynamically allocated data?
 - How to handle a process size of which exceeds the size of the available memory?
 - How to handle multiple processes?

Address binding

- Usually, the compiler generates relative addresses
 - All the addresses are relative to some address such as stack pointer, global pointer, etc.
 - Loader carries out the absolute address binding
 - Lots of flexibility in memory allocation, but needs an additional level of translation at run-time
 - How to handle a process size of which exceeds the available memory size?
- Ideally, we want to load parts of the process as and when needed and do address binding at that time

Memory allocation

- A process needs to be allocated sufficient memory when it is loaded
 - Search for a hole: first-fit, best-fit, worst-fit
 - If no sufficiently large hole is found, some processes must be swapped out to create bigger holes
 - Problem: internal and external fragmentation
 - External fragmentation: a large number of small holes such that when taken together they could accommodate a process
 - Internal fragmentation: The hole allocated to a process is a little too large
 - · Need to compact memory periodically

Memory allocation

- Requires two registers to hold the base address and the limit per process
 - Set by the loader at the time of loading a process and can be manipulated only in kernel mode
 - The lowest address L in the address space of the process must be translated to the base address B
 - The addresses generated from the process address space are called virtual addresses
 - The virtual address A corresponds to the physical address A-L+B and this translation is done by the hardware (why not OS?)
 - Every access is checked to make sure that it does not exceed the space allocated to a process

Memory allocation

- · Dynamic loading
 - Necessary to support processes that do not fit in memory
 - Also known as demand loading
 - One way to support demand loading is to decide on a fixed block size, which would be loaded at a time
 - The process is partitioned into these blocks
 - When a certain part of the process is needed, the partition containing this part is loaded into memory
 - Memory is also partitioned into blocks of the same size so that a partition of a process can fit into one memory partition: external fragmentation disappears completely
 - These blocks are known as pages; how to decide the size?

Virtual memory and demand paging

- With a 32-bit address, one can access 4 GB of memory
 - A process will never get the complete memory though
 - Seems enough for most day-to-day applications
 - However, it seems unfair to load the entire application executable at startup
 - A process will never require the complete executable at any point in time
 - Takes away memory from other processes and hurts the degree of multiprogramming
 - Virtual memory is a translation layer in computer systems that helps decouple the logical and physical views of memory

Virtual memory and demand paging

- Virtual or logical memory consists of the address space that every process sees
 - This is the process's view of the memory and every process sees exactly the same address space
 - The size of this address space is determined by the instruction set architecture of the processor
 - · Datapath width
 - In a 32-bit architecture, every process gets 4 GB virtual address space
 - Some of it is usually reserved for kernel use and the rest is given to the process
 - Text, global constants, heap, and stack

Virtual memory and demand paging

- · Paged virtual memory
 - The process address space is divided into small units called pages
 - To get rid of external fragmentation, the physical memory is also divided into equal-sized units called page frames
 - A virtual page is loaded into a page frame selected at run-time only when the virtual page is needed
 - This is called demand paging
 - The CPU generates virtual addresses while executing
 - Even though the virtual pages of a process are contiguous, physical pages need not be
 - A virtual to physical page number translation is needed

Virtual memory and demand paging

- Virtual to physical address translation
 - Every virtual address is divided into two parts: virtual page number and page offset
 - The page offset remains unchanged in the translation
 - The virtual page number is translated to a physical page frame number
 - The translation is maintained in a per-process page table
 - The first step in this translation is to access the page table
 - Every process has a page table base register (PTBR) loaded by the loader; it is a part of the process context and stores the starting physical address of the page table
 - · Necessary offsets are added to the PTBR

Virtual memory and demand paging

- · Page table entry and page faults
 - A page table entry (PTE) contains several pieces of information
 - A valid bit, a dirty bit, a shared bit, several permission bit (read, write, execute), and the much needed translation
 - The valid bit indicates if the translation is valid and if not, the result is a page fault signifying that the page is not present in memory
 - A page fault is handled by raising a restartable exception and the page fault handler of the OS handles the exception
 - After handling the exception, the process undergoing the page fault will restart from the same instruction that suffered from a page fault

Virtual memory and demand paging

- · Page fault handling
 - Save context
 - Locate the needed page in the next level of storage
 - Find or create a free physical page frame to accommodate the newly brought in page
 - Start a copy operation via DMA and invoke the process scheduler to pick a new process to run
 - On DMA completion, make appropriate changes in the page table
 - Start a DMA operation to write the replaced page to the next level of storage, if the dirty bit is set

Virtual memory and demand paging

- Page fault handling
 - Since the next level of storage is disk, the swap-in and swap-out operations are slow
 - A part of the disk is maintained as a swap partition
 - This partition is maintained using lower-overhead techniques so that reading from and writing to this partition is fast
 - A page replaced from memory is kept in the swap partition until it has to be evicted (due to finite swap space) and moved to its original location in the file system
 - The swap partition is a fast victim cache for the memory
 - The page replacement algorithm plays an important role; its goal is to minimize the number of page faults

Virtual memory and demand paging

- Virtual to physical address translation
 - Once the physical page frame number is available, it is appended in front of the page offset to get the physical address, which can now be used to access the data item
 - Two memory accesses to get a data item: one to get the translation and another to get the data
 - Translation-related memory accesses can be reduced in number by caching a subset of the translations used recently inside the processor
 - This cache is called translation look-aside buffer (TLB), one for instruction and one for data
 - A TLB entry contains a tag (derived from the virtual page number), a PTE, and a process id (aka address space id)
 - A TLB miss leads to a page table access

Virtual memory and demand paging

- Demand paging poses a performance problem with fork()
 - Before starting the child, all pages of the parent need to copied into child's physical page frames leading to a large number of page faults
 - Usually, a copy-on-write policy is followed
 - Unless the child or the parent writes to a page after fork(), it is not copied
 - This read-only pages are shared between parent and child
 - On a fork() call, the parent's page table is copied into the child's; in both page tables the data pages are set to read-only permission and code pages are set to execute-only permission

Page replacement algorithms

- A page replacement algorithm is an online algorithm
 - Takes a sequence of accesses in the form (VA, pid) and returns (fault, PPFN) or (no fault, PPFN)
 - Invoked on all accesses, but replaces a page only on a page fault provided all physical page frames are occupied; otherwise there is no need for page replacement
 - In the case of a replacement, selects one of the physical page frames and assigns it to the current access (VA, pid) that has suffered from a page fault
 - The goal of a page replacement algorithm is to minimize the number of page faults
 - The biggest challenge in these algorithms is that the full input sequence is not known at any point in time as the future accesses are unknown

Page replacement algorithms

- We will transform the input sequence before applying the algorithm
 - The actual virtual addresses will be transformed to the corresponding virtual page numbers and the sequence of virtual page numbers forms the input to the algorithm
 - Consider a page size of 100 bytes and the virtual address sequence (100, 432, 101, 612, 102, 103, 104, 101, 611, 102, 103, 104, 101, 610, 102, 103, 104, 101, 609, 102, 105), which will be transformed to (1, 4, 1, 6, 1, 1, 1, 1, 6, 1, 1, 1, 1, 6, 1, 1, 1, 1, 6, 1, 1, 1) and we will deal with this transformed sequence only

Page replacement algorithms

- The most popular deterministic replacement algorithms include FIFO, LRU, LFU, and a large number of approximations of LRU
 - The FIFO policy replaces the oldest page provided all physical page frames are occupied
 - Consider a memory with three physical page frames and the access sequence (7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 2, 0, 1, 7, 0, 1); this sequence experiences fifteen page faults with FIFO replacement
 - It may not be always true that having more page frames reduces the number of page faults with FIFO replacement
 - Consider the sequence (1, 2, 3, 4, 1, 2, 5, 1, 2, 3, 4, 5) and compare the number of faults with three and four page frames when using FIFO replacement

Page replacement algorithms

- The LRU replacement algorithm replaces the least recently used page
 - Needs to maintain the order of accesses to the pages
 - Every page access needs to update this order
 - The sequence on which FIFO has fifteen page faults, LRU has twelve page faults
 - The motivation for LRU policy comes from the optimal algorithm
 - An algorithm that replaces the page with the furthest access in the future is provably optimal (due to Laszlo Belady, 1966); also known as the longest forward distance (LFD) replacement algorithm
 - This algorithm cannot be implemented due to dependence on future
 - LRU is a crude approximation of the optimal algorithm

Implementing LRU

- Two ways of implementing LRU: counter-based and list-based (usually known as stack-based)
 - A counter-based implementation attaches a time-ofaccess field with each page frame
 - On each access, this field is updated with the current hardware clock tick; the page with the smallest tick is replaced
 - Three drawbacks: the size of this field must be equal to the size of the hardware clock register, handling wrap-around is difficult, replacement requires a find-min operation
 - Possible to maintain relative time instead of absolute time
 - On an access to a page frame, its time field is reset to zero and all others' time fields are incremented by one; the page with the largest count is replaced

Implementing LRU

- List-based implementation
 - Maintains a doubly-linked list of page frame ids
 - The head of the list is the MRU frame and the tail is the LRU frame
 - On each access, the accessed frame is delinked and made the head of the list
 - Requires O(1) pointer operations
 - Does not suffer from the drawbacks of the counterbased implementations
 - Still requires O(nlog n) space to store the recency list for n physical page frames
 - In reality, some approximation of LRU is implemented that needs only O(n) space
 - We will discuss four such approximate schemes

Reference bit algorithm

- For each page frame, there is a reference bit and a k-bit register
 - k is usually a small constant
 - The reference bit is set on each access to the frame
 - Periodically, all the registers are shifted to right by one bit and the reference bits are copied to the most significant position of the register; at this time all the reference bits are cleared
 - The page frame with the smallest register value is replaced; requires a find-min operation, which is O(n)
 - The register value of a frame is the history of accesses to the page frame during the last k periods

Second chance algorithm

- We have just the reference bit per page frame
- The idea is to replace the page in the FIFO order that has its reference bit reset
 - If at the time of replacement, the oldest page has its reference bit set, it is skipped but its reference bit is reset i.e., it is given a second chance to get accessed
 - LRU-CLOCK is one of the simplest implementations
 - The page frames are organized in a circular FIFO queue with a pointer pointing to the next replacement candidate (this is like a clock hand)
 - If the replacement candidate has its reference bit set, the reference bit is reset, the pointer is moved to the next entry, and the process continues until a replacement candidate is found; its reference bit is set and the pointer is moved to the next frame

Enhanced second chance algorithm

- Suppose we categorize each page into the following four classes in increasing order of priority
 - (reference bit reset, dirty bit reset), (reference bit reset, dirty bit set), (reference bit set, dirty bit reset), (reference bit set, dirty bit set)
- The pages are replaced from the two lowest priority classes
 - The oldest page in the lowest non-empty priority class is replaced (only the lowest two classes are considered); why is the dirty bit important?
 - If both the lowest priority classes are empty, the LRU-CLOCK algorithm is run on the other two priority classes to populate the two lowest priority classes

Pseudo-LRU

- An O(log n) time algorithm requiring O(n) space for n page frames
 - Arrange the page frames logically at the leaves of a binary tree
 - Each internal node of the tree has a bit indicating which way to go from that node
 - On each access (including new allocations), a traversal is made from the accessed frame to the root changing the bits of the internal nodes encountered on the way to point in the other direction
 - A replacement candidate is found by starting a traversal from the root until a leaf is reached
 - The leaf is the replacement candidate

Page replacement algorithms

- Stack property
 - For both LRU and optimal algorithms, increasing the number of page frames never increases the number of page faults
 - Both these policies have the stack property which says that the set of pages accommodated in n page frames is a subset of the pages accommodated in n+1 page frames
 - FIFO algorithm does not have the stack property
 - It suffers from Belady's anomaly, which is a situation where increasing the number of page frames leads to an increase in the number of page faults

Page replacement algorithms

- · LFU replacement algorithm
 - Replaces the page that is least popular
 - Satisfies stack property
 - Couple of serious drawbacks
 - Newly brought in pages can get replaced early because their access counters may have lower values than the older pages; can easily degenerate to a LIFO algorithm
 - A page that was accessed very frequently at some point may never get replaced even though it is not accessed for a long time
 - Need to combine LFU with an aging mechanism
 - For example, could halve all the access counters periodically

Page replacement algorithms

- The replacement algorithms need not be deterministic
 - Randomized algorithms also exist
 - In the simplest form, one could just pick a page uniformly at random for replacement
 - A slightly improved algorithm would maintain a bit with each page frame and set the bit to one on each access to the frame; if all bits are set to one, all but the most recently accessed page reset their bits; the page to be replaced is selected uniformly at random such that its bit is reset
 - Often known as NRU-random or random with mark

Page frame caches

- When replacing a dirty page, the replaced page must be written to the disk before the new page can be filled in
 - To reduce the critical path, a few frames are always kept in reserve so that a newly brought page can be filled into one of these without delay
 - When the dirty page is completely flushed out, the frame holding this page can be returned to the reserve pool (also known as the reserve frame cache)
 - The implication is that page replacement should be invoked as soon as the memory is full beyond a threshold
 - Recently replaced pages are usually kept in a page frame cache before dropping them

Design of Page Table

- Organization of page table
 - The page table access algorithm implicitly assumes that the page table is stored in a contiguous portion of physical memory
 - Let's see if it is practical by computing how large the page table is
 - Notice that all translations resident in the page table are not needed simultaneously with high probability
 - Assume that the page size is 2^p bytes, the virtual address space is 2^v bytes, and the PTE size is 2^t bytes; this leads to a page table size of 2^{v-p+t} bytes which is 8 MB for v=32, p=12, and t=3; this is just for one process
 - To conserve memory, page tables are also paged just like the processes
 - Called hierarchical paging and affects how a PTE is located

Design of Page Table

- Hierarchical page table
 - Suppose we have a virtual page with number N in the range $[0, 2^{v-p})$
 - The address space of the page table is [0, 2^{v-p+t}) if we assume that the page table starts at address zero
 - We will page this space
 - The PTE for the virtual page N is located at address 2^tN; we will view this as the logical address of the PTE
 - Once the page table is paged, this logical address will get located in some physical page frame
 - Let us apply the same mechanism for translating virtual addresses to physical addresses and see how the logical PTE address gets translated to the paged physical memory

Design of Page Table

- Hierarchical page table
 - The first step is to remove the page offset from the logical PTE address to get the PTE's virtual page number and this is 2^{t-p}N
 - This virtual page number must be translated to a physical page frame number which will tell us where the page of the page table containing this PTE is located in physical memory
 - To do this, we use a page table with number of entries equal to 2^{v-2p+t}
 - Let us call it the L1 page table, which must be contiguous in physical memory
 - Let us assume that each entry of the L1 page table is of size 2^t bytes so that the total size in bytes is $2^{v-2p+2t}$

Design of Page Table

- Hierarchical page table
 - For the PTE we are looking for, the L1 page table will be looked up at offset 2^{2t-p}N from the start of the L1 page table
 - Let us suppose that this L1 page table entry provides the physical page frame f
 - This is the physical page frame of the main page table (we can call it the L2 page table) where the PTE is located
 - We append the last p bits of 2^tN after f to get the actual physical address where the PTE can be found
 - In summary, for each process, we need to keep the entire L1 page table in memory occupying a contiguous space of 2^{v-2p+2t} bytes and on demand bring in the pages of the L2 page table

Design of Page Table

- · Hierarchical page table
 - In a fully paged physical memory, it is a little inconvenient to allocate a contiguous space the size of which exceeds the size of a page
 - May need moving data to create a big enough hole
 - Ideally, we want our L1 page table to be at most a page in size
 - The only way to achieve this is to introduce more levels in the hierarchy of page tables
 - Page the L1 page table
 - Notice that each new level reduces the L1 page table size by a factor of $2^{\text{p-t}}$
 - The penalty comes in terms of the time taken in a translation if we miss the TLB

Design of Page Table

- Hierarchical page table
 - In an n-level page table hierarchy, the total size of the L1 page table is 2^{v-np+nt} bytes
 - We need to find the smallest +ve integer n such that $2^{v-np+nt} \le 2^p$ or $v-(n+1)p+nt \le 0$ i.e., $n \ge (v-p)/(p-t)$
 - For v=32, p=12, and t=3, we have 20-9n ≤ 0 i.e., n is at least 3 meaning that in this case we need a three-level page table hierarchy with L1, L2, and L3 tables; the L1 table is of size 32 bytes (four entries), which fits in a page; the L2 and L3 tables are paged, the pages are brought in as needed, and can also be swapped out; the total size of the L2 page table is four physical page frames i.e., 16 KB (2048 entries); the size of the L3 page table is 2048 page frames i.e., 8 MB (2º0 entries, as required)
 - Notice that the total size of all the page tables has increased from 8 MB to 8 MB + 16 KB + 32 bytes

Design of Page Table

- Hierarchical page table
 - Starting from the virtual address how do we get the final PTE in an n-level hierarchy?
 - Derive the virtual page number by shifting the address to the right by p bit positions
 - Shift the virtual page number to the right by (n-1)(p-t) bit positions and the residual portion is the index into the L1 page table
 - Shift the L1 page table index to the left by t bits to get the byte offset which needs to be added to the starting address of the L1 page table to get the address of the L1 PTE
 - The L1 PTE provides the physical page frame number of the L2 PTE; the actual L2 PTE address is calculated by first shifting the next p-t bits of the virtual address to the left by t bit positions and adding this to the starting address of the page containing the L2 PTE and the lookups continue

Design of Page Table

- · Lower bound on page table size
 - If the physical memory size is 2^m bytes, we only need to maintain the translation for 2^{m-p} pages leading to a page table size lower bound of 2^{m-p+t} bytes
 - However, the traditional way of maintaining translation requires page tables for each process and the aggregate storage of these can far exceed the lower bound
 - Why can't we maintain translations of only the 2^{m-p} resident pages?

Design of Page Table

- Lower bound on page table size
 - One possible implementation that achieves this bound is known as the inverted page table
 - The page table has exactly 2^{m-p} entries and each entry stores a pair: (pid, virtual page number)
 - When a process with pid P needs to translate a virtual page number N, it would search the inverted page table looking for the pair (P, N)
 - If found, the index of the entry is the desired physical page frame number; otherwise it results in a page fault
 - The TLB miss latency can be very large and the worst part is that it grows as more memory is installed
 - Could be greatly optimized with a space-bounded hash table i.e., the total number of hash elements is bounded

Design of Page Table

- Page replacement and inverted page table
 - Inverted page tables are not good for VA to PA translation, but are useful for PA to VA translation
 - The inverse translation (PA to VA) is needed at the time of replacing a page
 - The PTE of the replaced page needs to be looked up and updated, which requires the VA and the pid of the process owning the replaced page
 - The VA is also needed to flush the translation from the TLB and may be needed to flush the cache blocks mapping to the page from the processor caches
 - The inverse translation can be obtained in O(1) time from an inverted page table

Frame allocation policies

- When a process is loaded, the OS must allocate a minimum number of frames to it
 - Decided by the instruction set architecture
- Is there an upper bound on the number of frames allocated to a process?
 - Equal allocation, proportional allocation, prioritybased allocation, and hybrid of these
 - Should a process execute global replacement or local replacement for pages?
 - When a process starts up, it has to do global replacement until it has got its share if the system implements static frame quotas
 - Global replacement offers better performance, but an upper bound is needed to avoid DoS attacks

Page faults and thrashing

- A process uses a set of pages quite frequently before moving on to another set of pages
 - The set of pages accessed over a time window (representing a locale of the program) is called the working set of the process
 - $\bullet\,$ The working set keeps changing with time
 - A process is said to be thrashing if it is suffering from an excessive volume of page faults
 - Happens if the process fails to get enough page frames to accommodate its working set
 - In early operating systems, CPU utilization was used as an indicator for increasing or decreasing the degree of multiprogramming
 - Can get into a situation where thrashing keeps increasing

Page faults and thrashing

- Thrashing avoidance is a two-step algorithm
 - Working set estimation and pre-paging
 - Working set estimation involves remembering the list of unique pages accessed over a small window (e.g., the last five thousand references)
 - Too small a window fails to capture the full working set
 - Too large a window captures multiple working sets
 - The list of accessed pages can be generated by periodically collecting the reference bits
 - Once working sets of all active processes are collected, determining the optimal degree of multi-programming is equivalent to the bin-packing problem
 - The processes that cannot be accommodated are swapped out from memory and suspended until there is a space in memory

Page faults and thrashing

- · Pre-paging
 - When a new process is swapped in, thrashing may occur until the process has its working set in the memory
 - · Pre-paging is used to solve this problem
 - The working set list of a process is stored along with its context and the OS swaps in these pages before scheduling the process
 - · This is called pre-paging
 - Downside: The working set list may not be accurate and some of the swapped in pages may not be used
 - Thrashing can also be controlled by increasing or decreasing the degree of multi-programming depending on the page fault count

Page faults and thrashing

- Even if the OS takes all measures to control thrashing, poor programming can lead to a very high volume of page faults
 - Consider the following two ways of initializing a twodimensional array

for (i=0; i<n; i++) for (j=0; j<n; j++) a[j][i] = 0;

for (i=0; i<n; i++) for (j=0; j<n; j++) a[i][j] = 0;

- This example shows that the OS must switch to a local frame allocation policy for the processes with high fault rates
 - Saves the other processes from thrashing

Segmentation

- Segmentation is yet another way to decouple the process address space from the physical address space
 - The process address space is divided into variablesized segments reflecting the logical view of the process address space
 - Code segment, global data segment, stack segment, heap segment, etc..
 - A segment is a contiguous region of virtual or physical memory
 - Each logical or virtual address is divided into two parts: segment number and segment offset
 - A segment table translates the logical segment number into a segment base address; each entry contains the segment base address and the segment size

Segmentation

- · Virtual segment translation
 - Check if the segment offest is within the segment size
 Returns segmentation fault
 - Returns segmentation fault
 - Add segment offset to the segment base address to generate the physical address
 - A segment table base register is used to locate the segment table in physical memory
 - The last few accessed segment table entries can be cached inside the processor (just like the TLB)

Paged segments in Intel Pentium

- Intel Pentium supports segmentation as well as paging
 - A virtual address is first translated to a linear address by the segmentation unit
 - The linear address is translated to physical address by the paging unit
 - Each segment can be of size up to 4 GB
 - 32-bit segment offset
 - Two types of segments: local to a process and global for sharing data across processes
 - At most 8192 segments per type (13+1 bits selector)
 - The local and global segment tables of a process are called local and global descriptor tables (LDT and GDT); each entry of the table is eight-byte wide

Paged segments in Intel Pentium

- Intel Pentium supports segmentation as well as paging
 - The virtual address two parts: a segment selector (16 bits) and a segment offset (32 bits)
 - The segment selector's upper 13 bits are used to select a segment, the next one bit is the local/global segment indicator, and the lower two bits are for permission
 - A process can access at most six segments at any point in time
 - The locations of the descriptors of these segments within LDT/GDT are stored in six registers within the processor
 - A small cache also holds the six currently accessed segment descriptors so that the LDT/GDT need not be accessed frequently

Paged segments in Intel Pentium

- Intel Pentium supports segmentation as well as paging
 - The segment descriptor provides the segment base address, which is added to the segment offset to obtain a 32-bit linear address
 - The linear address is translated to physical address by the paging unit
 - Two page sizes are supported: 4 KB and 4 MB
 - When using a 4 KB page size, a two-level page table scheme is used where the upper ten bits form the L1 page table (also known as the L1 page directory) index and the next ten bits form the index of the L2 page table entry within a page of this table (each PTE is four-byte)
 - When using a 4 MB page, there is only one level of page table

Linux VM on Pentium

- Linux does not take the full advantage of the segmented virtual memory
 - Uses the following six segments on Pentium: kernel code, kernel data, user code, user data, task state segment (used to store PCB), and a default local segment
 - All segment descriptors are stored in the GDT (including the TSS and the local one) so that a process can share its user code and data segments with the other processes, if needed
 - Linux uses two (out of the four) permission modes: kernel and user modes
 - Uses a three-level page table, of which the middle level is collapsed when running on a 32-bit machine

Memory-mapped I/O

- The command or data registers of certain I/O devices can be assigned a range of memory addresses
 - These registers can now be read from or written to through standard memory instructions
 - These addresses usually do not go through any virtual to physical translation and are said to belong to an unmapped address space
 - These address ranges still get page table entries, although these entries do not hold any translation; these entries have a special bit that indicates the unmapped status of these address ranges

Handling I/O in paged systems

- Many I/O devices directly transfer data to/from physical memory
 - There is a possibility that the page currently used by an I/O device may get swapped out leading to data corruption
 - The solution is to do I/O on a reserved portion of the kernel memory known as the I/O buffer or I/O cache
 - Kernels that allow I/O on user memory usually set a lock bit on the pages that are involved in I/O operations so that these pages are not considered for replacement
 - The lock bits can also be used to avoid paging related starvation in low-priority processes

Managing kernel memory

- Kernel memory requirements differ significantly from user memory requirements
 - The sizes of requested memory from kernel processes vary widely from small (less than page) to large
 - Paging kernel memory can lead to heavy internal fragmentation and wastage; kernel memory should be used judiciously to avoid steep performance drops due to sudden bursts of page replacements
 - Certain I/O devices directly access memory without consulting the virtual memory layer e.g., DMA; so the kernel regions reserved as I/O buffers must be contiguous in physical memory irrespective of their sizes
 - As a result, certain regions of the kernel memory is not paged