# ECE 559

Shiyu Li, Zhiyao Xie

## Contents

- Function Overview
- Top-Level Schematic
- Sub-Module Design & Functional Simulation
  - CRC24
  - Control Path
  - Block Size Computation
- Timing & Resource Analysis
- Subsystem Functional Simulation

## **Function Overview**

- Simplifications:
  - Maximum Transfer Block Size is 1530Bytes = 12240Bits
  - CRC is attached only if the segmentation is performed, i.e., more than one code block is required.
  - Two possible block size: (Might be different with project spec. but we followed the 3GPP Document and are proved by prof.)
    - <= 1056bits
      - 1 small block, no CRC
    - > 1056bits and <=6144bits
      - 1 big block, no CRC
    - > 6144bits and <= (6144 + 1056 24\*2) = 7152bits
      - [small block w/filling, big block] all with CRC
    - > 7152bits and <= 12,240 bits
      - [big block w/filling, big block] all with CRC

## **Function Overview**


- Input interface assumption:
  - The size of the transfer block is asserted a cycle ahead of the data
  - The transmission of the data is performed with the same clock, same speed.
  - There's no lag, no corruption.
  - Input data FIFO will not be full.
  - We don't need to wait for the transfer block data during the process.

## **Function Overview**


- Desired output timing:
  - Start Signal Asserted
  - Next Cycle, block\_size signal asserted, 0 for small block, 1 for large block
  - The same cycle, the first bit of the data begin to transfer.
  - If current bit is the filling bit, the filling signal will be asserted at the same cycle.
  - If current bit is the CRC bit, the crc signal will be asserted at the same cycle. Note: Filling bits also participate the computation of CRC as 0.
  - **Stop** signal will be asserted the next cycle of the last bit of the data block(including CRC).

<sup>\*</sup>Orange Part can be easily changed per request.

# Top-Level Schematic



# Top-Level Schematic



# Sub-Module Design & Functional Simulation


- CRC24
- Control Path
- Block Size Computation

# CRC24 Implementation

- $g_{CRC24A}(D) = [D^{24} + D^{23} + D^{18} + D^{17} + D^{14} + D^{11} + D^{10} + D^7 + D^6 + D^5 + D^4 + D^3 + D + 1]$  and;
- $g_{CRC24B}(D) = [D^{24} + D^{23} + D^6 + D^5 + D + 1]$  for a CRC length L = 24 and;
- $g_{CRC16}(D) = [D^{16} + D^{12} + D^5 + 1]$  for a CRC length L = 16.
- $g_{CRC8}(D) = [D^8 + D^7 + D^4 + D^3 + D + 1]$  for a CRC length of L = 8.
  - Various GF for different kinds of block.
  - For LTE Data Blocks, we use CRC24B.
  - Modified based on the LFSR implementation of Homework2

# CRC24 Sanity Check

Desired Ouput: 0111110111101000111100000




After de-assert shift function, we'll get the shifted output.

Compute Desire Result with: <a href="https://leventozturk.com/engineering/crc/">https://leventozturk.com/engineering/crc/</a>


# Control Path

- Port:
  - With Size FIFO:
    - Empty, Read Request, [19:0] Data
  - With Mux
    - Filling sel, Crc sel
  - With Data FIFO:
    - Empty, Read Request, Data
  - With CRC24:
    - Init, Compute\_ena, nshift
  - Control Signals Output
    - Start, Stop, Filling, CRC


# FSM Plot



- Follow the Encoding Scheme in Quartus' doc
- Fault-tolerant One-hot coding




- IDLE
  - Initialize CRC register & crc\_req register [Moore]
- READ\_REQ
  - Assert rreq signal of the size FIFO [Moore]
- READ\_SIZE
  - Load C+, C- into 2-bits register, Filling Bits to the counter. [Moore]
  - Based on C+ and C-, write crc\_req register. [Mealy]




#### LOAD\_SIZE

- Read C+ and C- register, decide the next code block to send. Small block first.
- Load the next block size into the cb counter. [Mealy]
- De-assert crc compute enable[Moore]
- Update C+ and C- register. [Mealy]
- Based on filling or not, pre-assert the rreq of data fifo [Mealy] and enable the cb counter. [Moore]
- Assert Start signal. [Moore]



#### • FILLING

- Assert filling\_mux signal. [Moore]
- Assert CRC\_enable. [Moore]
- Assert enable of the filling counter if it's not the last bit of filling. [Mealy] (To avoid underflow of the counter since we use the value of the counter later)
- Pre-assert rreq if it's the last bit of filling. [Mealy]




#### READ\_DATA

- Assert filling\_mux, CRC\_enable, counter enable [Moore]
- Assert rreq if it's not the last bit of the data. [Mealy]


#### OUT\_CRC

- Let CRC register running in shift register mode.
- Assert counter enable, crc\_mux [Moore]
- De-assert rreq, nshift\_crc [Moore]




- NEXT\_BLOCK
  - Initialize CRC register. [Moore]
  - Assert Stop Signal. [Moore]
  - Keep Assert CRC if required. [Mealy]


- Reduce Block size to 32 (small block) and 48(big block) for sanity check.
- Input Covers all the four situations mentioned above.




- 1 big block & 1 small block
- 3 filler bits



- 1 big block & 1 small block
- 3 filler bits





**DATA 24 Cycles** 

CRC 24 Cycles




- 1 big block
- 4 filler bits


Data 44 CYCLES

# Block Size Computation

- Port:
  - Input size FIFO:
    - [15:0] size\_in, write request,
  - (intra-subsystem) output block size FIFO:
    - [19:0] block size & numbers , read request, empty
- The 20-bit block size data include:
  - [1:0] number of large block (6144)
  - [1:0] number of small block (1056)
  - [15:0] filler bits
  - K+ & K- removed

# Block Size Computation: RTL view





Four levels (of block size):

12240 (0x2fd0)

7152 (0x1bf0)

# Timing & Resource Analysis

- Max Frequency
  - 111.78 MHz
- Critical Path
  - Size FIFO in size computation

```
Logic utilization (in ALMs)
174 / 56,480 ( < 1 % )</td>

Total registers
151

Total pins
27 / 268 ( 10 % )

Total virtual pins
0

Total block memory bits
5,248 / 7,024,640 ( < 1 % )</td>

Total RAM Blocks
3 / 686 ( < 1 % )</td>

Total DSP Blocks
0 / 156 ( 0 % )
```

# Simulation with Modelsim

- Python script generating simulation patterns
  - Generate random input vector with given size
  - Calculate block size & filler size
  - Generate multiple segmented blocks according to those sizes
  - Calculate CRC for each block
  - Generate correct outputs (MSB -> CRC + segmented block + \*filler -> LSB)
- Run modelSim through testbenches
  - Feed the input vector (one bit/cycle)
  - Print the waveform of correct outputs according to control signals
  - Compare the waveform of outputs with correct ones

# Simulation with Modelsim

