積體電路設計 final project

Cell area = 45152 µm 2

Cycle time = 20 ns

Total time = 2719140 ns (gate-level 的 simulation 結果)

Cell area*Total time = $122774609280 \mu m 2 \cdot ns$

**我們將 ENDCYCLE 改成 150000

RTL simulation:

```
8, words:
       Loading native compiled code: ..........
Building instance specific data structures.
Design hierarchy summary:
                                           ..... Done
                                  Instances Unique
                Modules:
                                          2
39
                Registers:
Scalar wires:
                                                  39
                                          6
                Vectored wires:
                Always blocks:
Initial blocks:
                                           3
                                                   3
                                                   6
                                                   1
                Cont. assignments:
ncsim> run
START!!! Simulation Start .....
     ______
Congratulations!!! Every outputs are correct!
Simulation complete via $finish(1) at time 6797850 NS + 0
./testfixture.v:117
ncsim> exit
[b03095@cad30 final]$
                            $finish;
```

Area report:

Timing report:

```
**************
Report : timing
                 -path full
                 -delay max
                 -max paths 1
Design : imgproc
Version: G-2012.06
Date : Mon Jun 26 15:41:55 2017
**************
Operating Conditions: slow
Wire Load Model Mode: top
                                                          Library: slow
    Startpoint: array_reg_4_2_1_
(rising edge-triggered flip-flop clocked by clk)
    Endpoint: imgproc_data_reg_7_
(rising edge-triggered flip-flop clocked by clk)
    Path Group: clk
    Path Type: max
    Des/Clust/Port
                                           Wire Load Model
                                                                                          Library
    imgproc
                                            tsmc13_wl10
                                                                                          slow
    Point
                                                                                                                          Incr
                                                                                                                                                 Path
                                                                                                                                                 0.00
0.50
0.50
    clock clk (rise edge)
                                                                                                                          0.00

      clock clk (rise edge)
      0.00

      clock network delay (ideal)
      0.50

      array_reg_4_2_1_/CK (DFFX1)
      0.00

      array_reg_4_2_1_/Q (DFFX1)
      0.68

      mult_245_3/a[1] (imgproc_DW_mult_uns_2)
      0.00

      mult_245_3/U52/Y (CLKBUFX2)
      0.23

      mult_245_3/product[1] (imgproc_DW_mult_uns_2)
      0.00

      add_16_root_add_0_root_add_245_5/A_1_ (imgproc_DW01_add_19)
      0.00

                                                                                                                          0.50
                                                                                                                          0.00
                                                                                                                                                 1.18
                                                                                                                          0.68
                                                                                                                          0.00
                                                                                                                                                  1.18 r
                                                                                                                                                 1.41 r
1.41 r
                                                                                                                          0.23
                                                                                                                          0.00
                                                                                                                                                 1.41 r
                                                                                                                          0.00
0.74
    add_16_root_add_0_root_add_245_5/U1_1/CO (ADDFXL) 0.74
add_16_root_add_0_root_add_245_5/U1_2/CO (ADDFXL) 0.50
add_16_root_add_0_root_add_245_5/U1_3/S (ADDFXL) 0.81
add_16_root_add_0_root_add_245_5/SUM_3_ (imgproc_DW01_add_19)
                                                                                                                                                 2.15 r
2.65 r
                                                                                                                                                  3.46 r
                                                                                                                          0.00
                                                                                                                                                  3.46 r
```

```
0.00
                                                                                 3.46 r
U718/Y (XOR2X1)
                                                                    0.39
                                                                                 3.86 r
add_5_root_add_0_root_add_245_5/B_3_ (imgproc_DW01_add_9)
                                                                    0.00
                                                                                 3.86 r
                                                                                 4.76 f
add 5 root add 0 root add 245 5/U1 3/S (ADDFXL)
                                                                    0.90
add 5 root add 0 root add 245 5/SUM 3 (imgproc DW01 add 9)
                                                                                 4.76 f
                                                                    0.00
add_4_root_add_0_root_add_245_5/A_3_ (imgproc_DW01_add_7)
                                                                                 4.76 f
                                                                    0.00
add_4_root_add_0_root_add_245_5/U1_3/S (ADDFXL)
                                                                    0.73
                                                                                 5.49 r
add_4_root_add_0_root_add_245_5/SUM_3_ (imgproc_DW01_add_7)
                                                                    \overline{0}.00
                                                                                 5.49 r
add 2 root add 0 root add 245 5/A 3 (imgproc DW01 add 4)
                                                                                 5.49 r
                                                                    0.00
add 2 root add 0 root add 245 5/U1 3/S (ADDFXL)
                                                                    0.86
                                                                                 6.35 f
add_2_root_add_0_root_add_245_5/SUM_3_ (imgproc_DW01_add_4)
                                                                    0.00
                                                                                 6.35 f
add 0 root add 0 root add 245 5/A 3 (imgproc DW01 add 2)
                                                                    0.00
                                                                                 6.35 f
add_0_root_add_0_root_add_245_5/U23/Y (OAI21XL)
add_0_root_add_0_root_add_245_5/U22/Y (OAI2BB1X
add_0_root_add_0_root_add_245_5/U21/Y (OAI21XL)
add_0_root_add_0_root_add_245_5/U20/Y (OAI2BB1X
add_0_root_add_0_root_add_245_5/U19/Y (OAI21XL)
                                                                    0.50
                                                                                 6.86 r
                                              (OAI2BB1X1)
                                                                    0.27
                                                                                 7.13
                                                                                       f
                                                                                 7.61
7.89
                                                                    0.48
                                              (OAI2BB1X1)
                                                                    0.27
                                                                    0.48
                                                                                 8.36
add 0 root add 0 root add 245 5/U18/Y
                                                                    0.27
                                                                                 8.64
                                              (OAI2BB1X1)
add 0 root add 0 root add 245 5/U17/Y
                                                                    0.48
                                                                                 9.12
                                              (0AI21XL)
add 0 root add 0 root add 245 5/U16/Y
                                              (0AI2BB1X1)
                                                                    0.27
                                                                                 9.39
add 0 root add 0 root add 245 5/U15/Y
                                                                                 9.87 r
                                              (0AI21XL)
                                                                    0.48
add_0_root_add_0_root_add_245_5/U14/Y
                                                                    0.27
                                                                                10.15
                                              (OAI2BB1X1)
add_0_root_add_0_root_add_245_5/U13/Y (OAI21XL)
                                                                    0.48
                                                                                10.63 r
add_0_root_add_0_root_add_245_5/U12/Y
                                              (0AI2BB1X1)
                                                                    0.27
                                                                                10.90
add_0_root_add_0_root_add_245_5/U11/Y (OAI21XL)
add_0_root_add_0_root_add_245_5/U10/Y (OAI2BB1X1)
add_0_root_add_0_root_add_245_5/U9/Y (OAI21XL)
                                                                    0.48
                                                                                11.38
                                                                    0.27
                                                                                11.65
                                                                    0.48
                                                                                12.13
add_0_root_add_0_root_add_245_5/U8/Y (OAI2BB1X1)
                                                                                12.41
                                                                    0.27
add 0 root add 0 root add 245 5/U7/Y (OAI21XL)
                                                                    0.48
                                                                                12.89
add_0_root_add_0_root_add_245_5/U6/Y (OAI2BB1X1)
                                                                    0.27
                                                                                13.16
add_0_root_add_0_root_add_245_5/U5/Y (OAI21XL)
                                                                    0.48
                                                                                13.64
add_0_root_add_0_root_add_245_5/U4/Y (OAI2BB1X1)
                                                                                13.92
                                                                                        f
                                                                    0.27
add_0_root_add_0_root_add_245_5/U1/Y (OAI21XL)
                                                                    0.48
                                                                                14.40
add_0_root_add_0_root_add_245_5/U3/Y (OAI2BB1X1)
                                                                    0.20
                                                                                14.60
```

add 0 maet add 0 maet add 24F F/U1 14/CO (ADDFVI)	0 F2	15 11 £
add_0_root_add_0_root_add_245_5/U1_14/C0 (ADDFXL)	0.52	15.11 f
add_0_root_add_0_root_add_245_5/U1_15/C0 (ADDFXL)	0.53	15.64 f
add_0_root_add_0_root_add_245_5/U1_16/C0 (ADDFXL)	0.53	16.17 f
add_0_root_add_0_root_add_245_5/U1_17/C0 (ADDFXL)	0.53	
add_0_root_add_0_root_add_245_5/U1_18/C0 (ADDFXL)	0.53	17.22 f
add_0_root_add_0_root_add_245_5/U1_19/C0 (ADDFXL)	0.53	17.75 f
add_0_root_add_0_root_add_245_5/U1_20/C0 (ADDFXL)	0.53	18.28 f
add_0_root_add_0_root_add_245_5/U1_21/C0 (ADDFXL)	0.52	18.80 f
add 0 root add 0 root add 245 5/U2/Y (XOR2X1)	0.38	19.19 r
add_0_root_add_0_root_add_245_5/SUM_22_ (imgproc_DW01	add 2)	
	0.00	19.19 r
add_250/A[7] (imgproc_DW01_inc_5)	0.00	19.19 r
add 250/U1/Y (X0R2X1)	0.39	19.57 r
add 250/SUM[7] (imgproc DW01 inc 5)	0.00	19.57 r
U916/Y (A0I22X1)	0.19	19.77 f
U915/Y (0AI21XL)	0.30	20.06 r
imgproc_data_reg_7_/D (DFFSRXL)	0.00	20.00 r
data arrival time	0.00	20.06
uata arrivat time		20.00
alack alk (rice adge)	20.00	20.00
clock clk (rise edge)	20.00	20.00
clock network delay (ideal)	0.50	20.50
clock uncertainty	-0.10	20.40
<pre>imgproc_data_reg_7_/CK (DFFSRXL)</pre>	0.00	
library setup time	-0.32	20.08
data required time		20.08
data required time		20.08
data arrival time		-20.06
slack (MET)		0.02

Simulation result:

```
streams:
                                         9, words: 8370
         Loading native compiled code:
                                                 ..... Done
         Building instance specific data structures.
         Design hierarchy summary:
                                           Instances
                                                        Unique
                                                2259
274
6958
                  Modules:
UDPs:
Primitives:
                                                           120
                                                              3
                                                              8
                  Timing outputs:
Registers:
                                                 3343
                                                             48
                                                 284
                                                             22
                  Scalar wires:
Expanded wires:
Always blocks:
Initial blocks:
                                                 3651
                                                  8
                                                              1
                                                              1
7
                   Pseudo assignments:
                   Timing checks:
                                                 2077
                                                           267
                  Interconnect: 5984
Delayed tcheck signals: 659
Simulation timescale: 1ps
                                                 5984
                                                          3305
                                                           250
         Writing initial simulation snapshot: worklib.testfixture:v
Loading snapshot worklib.testfixture:v ...................... Done ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
START!!! Simulation Start .....
 Congratulations!!! Every outputs are correct!
 _____
Simulation complete via $finish(1) at time 2719140 NS + 0
./testfixture.v:117
                                 $finish;
ncsim> exit
[b03095@cad30 final]$
```