## CVSD HW5 Report

- 1. Faults in path.v
  - (1) overflow assignment

```
Original: overflow_o = valid_i && full;
Failed assertion: assert_never_overflow_bb
Modified: overflow_o = valid_i && full && !gnt_i;
```

Explanation: 原本沒有考慮 full 時在 FIFO 同時有 read 和 write 的情況,儘管此時為 full,但同時有 read & write,也就是有 gnt,則不會有 overflow 發生。

(2) underflow assignment

```
Original: underflow_o = gnt_i && empty;
Failed assertion: assert_never_underflow_bb
Modified: underflow_o = gnt_i && empty && (write_i == 0);
```

Explanation: 原本沒有考慮 empty & gnt 時,若此時有資料進入,則 data 會直接 assign 給 output,不會進入 FIFO(也就是發生 bypass),因此不會發生 underflow

- 2. Faults in fifo.v
  - (1) rd\_ptr & wr\_ptr increment

```
Original:
    rd_ptr <= (rd_ptr == ((1<<ADDR_WIDTH) - 1)) ?
        {ADDR_WIDTH{1'b0}} : rd_ptr + 1;
    wr_ptr <= (wr_ptr == ((1<<ADDR_WIDTH) - 1)) ?
        {ADDR_WIDTH{1'b0}} : wr_ptr + 1;

Failed assertions:
    assert_full_ptr_wb
    assert_empty_ptr_wb
    assert_emptyDataBypass_wb

Modified:
    rd_ptr <= (rd_ptr == FDEPTH -1) ?
        {ADDR_WIDTH{1'b0}} : rd_ptr + 1;
    wr_ptr <= (wr_ptr == FDEPTH -1) ?
        {ADDR_WIDTH{1'b0}} : wr_ptr + 1;

Explanation: rd_ptr & wr_ptr increment 的時候(3'd0~3'd5)超過
```

FDEPTH(3'd4),導致判斷 empty 和 full 的時候發生錯誤。


(2) empty & full determination

```
Original:
    empty <= (rd_ptr == wr_ptr - 1);
Failed assertions:
    assert_data_good_bb


Modified:
    empty <= (rd_ptr == wr_ptr - 1) || ((wr_ptr == 0) && (rd_ptr == FDEPTH -1));
Explanation:判斷 empty 的時候發生錯誤,沒有考慮到 wr_ptr == 0 且
```

Explanation:判斷 empty 的時候發生錯誤,沒有考慮到 wr\_ptr == 0 且 rd\_ptr == FDEPTH-1 時,做完 read 也會造成 empty,導致 path.v 沒有判斷 到 bypass,因此在 output 發生錯誤,連帶造成 ptr 繼續出錯。

## 3. Report with bugs:



Report with No bugs:



- 4. 即使是有 bug 的 RTL code, 也會被 proved 的 assertions
  - (1) assert\_valid2req\_bb : assert property (@(posedge clk)
     (valid\_i |-> req\_o));
  - (2) assert\_never\_req\_without\_valid\_bb : assert property (@(posedge
    clk) valid\_i |-> (##[0:\$] req\_o) );
  - (3) assert\_data\_bypass\_bb : assert property (@(posedge clk)
     ( (\$rose(req\_o) && gnt\_i) |-> (data\_o == data\_i) ));
  - (4) assert\_never\_full\_empty\_wb : assert property (@(posedge clk)
     !(full && empty) );
  - (5) assert\_noPopRemainFull\_wb : assert property (@(posedge clk)
     ( (full && !read\_i) |=> full ));
  - (6) assert\_noPushRemainEmpty\_wb : assert property (@(posedge clk)
     ( (empty && !write\_i) |=> empty));
  - (7) assert\_emptyData\_wb : assert property (@(posedge clk)
     ( (empty && valid\_i && gnt\_i) |-> (data\_i == data\_o) ));