


Timing

All gates have some delay before the output responds to the input.

Example Circuit:



Called
Propagation delay
or T_{pd}

Propagation delay when
going Low \rightarrow High
is $T_{pd LH}$



Propagation delay when
going High \rightarrow Low
is $T_{pd HL}$

Combinational
circuits can only
respond to the current
state of inputs

However, they cannot
do anything in response
to what has happened
in the past.

They cannot store data


We need a way to store
data so circuits can change
behavior based on what
has happened in the past.



If we wire two not gates
together, they will become
stable and hold a value of
X forever. We have no way
to tell what that value of X
will be.

If we momentarily short the
X wire to V_{cc} , we can set
the value of X to 1, and
it will stay there.


If we momentarily short the
X wire to ground, we can set
X to 0, and it will stay there.



By adding some OR gates, we can set and reset x with digital signals

Set	Reset	x	\bar{x}
0	0	Hold	Hold
1	0	1	0
0	1	0	1
1	1	Invalid state	Invalid state

But we only have NAND gates, not NOR gates




Set	Reset	x	\bar{x}
1	1	Hold	Hold
0	1	1	0
1	0	0	1
0	0	0	0

Invalid state → SR Latch (Set-Reset Latch)

Same as with NOR gates, but with inverted Set and Reset

But what if we want to control when we can set and reset?




SR Latch w/ control
(Set-Reset Latch)
with control

Set and reset will only take effect when control is 1. We can also set and reset with 1 by using NAND instead of AND gates

Set	Reset	control	x	\bar{x}
x	x	0	Hold	Hold
0	0	1	Hold	Hold
1	0	1	1	0
0	1	1	0	1
1	1	1	Invalid state	Invalid state

What if we do not want the invalid state to be a thing?



D Latch
(Data Latch)

When control is 1, x gets set to whatever Data is. Otherwise, it holds its previous value.

Data	control	x	\bar{x}
x	0	Hold	Hold
0	1	0	1
1	1	1	0