

The Memory Hierarchy: Cache memory organization & operation

Cache Memories


- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:




General Cache Organization (S, E, B)




General Cache Organization (S, E, B)





General Cache Organization (S, E, B)



Cache Read









Locate set


• Check if any line in set

Cache Read







Direct mapped: One line per set Assume: cache block size 8 bytes





Address of int:


t bits 0...01 100












Direct mapped: One line per set Assume: cache block size 8 bytes



If tag doesn't match: old line is evicted and replaced

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

Address trace (reads, one byte per read):

0 [0000₂],
1 [0001₂],
7 [0111₂],
8 [1000₂],
0 [0000₂]

	V	Tag	Block
Set 0	0	?	?
Set 1			
Set 2			
Set 3			

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	
7	[0 <u>11</u> 1 ₂],	
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Block
Set 0	0	?	,
Set 1			
Set 2			
Set 3			

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	$[0\underline{00}0_2],$	miss
1	$[0\underline{00}1_{2}],$	
7	$[0\underline{11}1_2],$	
8	$[1000_{2}],$	
0	$[0000_{2}]$	

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3		_	

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	[0 <u>00</u> 0 ₂],	miss
1	[0 <u>00</u> 1 ₂],	hit
7	[0 <u>11</u> 1 ₂],	
8	$[1000_{2}^{-}],$	
0	$[0000_{2}^{-}]$	

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3		_	

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	[0000]	miss
U	[0 <u>00</u> 0 ₂],	_
1	$[0001_{2}],$	hit
7	$[0111_2],$	miss
8	[1 <u>00</u> 0 ₂],	
0	[0 <u>00</u> 0 ₂]	

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3		_	

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	$[0000_{2}],$	miss
1	$[0\underline{001}_{2}^{-}],$	hit
7	$[0\underline{11}_{1}_{2}],$	miss
8	$[1000_{2}^{-}],$	
0	$[0000_{2}]$	

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	[0 <u>00</u> 0 ₂],	miss
1	$[0\underline{001}_{2}],$	hit
7	$[0111_2],$	miss
8	$[1000_{2}],$	miss
0	[0000]	

	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	$[0000_{2}],$	miss
1	$[0\underline{001}_{2}],$	hit
7	$[0\overline{11}1_2],$	miss
8	$[1\underline{00}0_{2}],$	miss
0	$[0000_{2}^{-}]$	

	V	Tag	Block
Set 0	1	1	M[8-9]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

t=1	s=2	b=1
Х	XX	Х

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	$[0000_{2}],$	miss
1	[0 <u>00</u> 1 ₂],	hit
7	$[0\overline{11}1_{2}],$	miss
8	$[1000_{2}^{-}],$	miss
0	[0000]	miss

	V	Tag	Block
Set 0	1	1	M[8-9]
Set 1			
Set 2			
Set 3	1	0	M[6-7]

M=16 bytes (4-bit addresses), B=2 bytes/block, S=4 sets, E=1 Blocks/set

0	$[0000_{2}],$	miss
1	$[0001_{2}],$	hit
7	$[0\overline{11}1_{2}],$	miss
8	$[1000_{2}],$	miss
0	[0000]	miss


	V	Tag	Block
Set 0	1	0	M[0-1]
Set 1			
Set 2			
Set 3	1	0	M[6-7]


E = 2: Two lines per set

Assume: cache block size 8 bytes



t bits 0...01 100








E = 2: Two lines per set


Assume: cache block size 8 bytes


0 1 2 3 4 5 6 7













E = 2: Two lines per set



No match:

- One line in set is selected for eviction and replacement
- Replacement policies: random, least recently used (LRU), ...

2-Way Set Associative Cache Simulation



M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set


Address trace (reads, one byte per read):

0 [00<u>0</u>0₂], 1 [00<u>0</u>1₂], 7 [01<u>1</u>1₂], 8 [10<u>0</u>0₂], 0 [00<u>0</u>0₂]

	V	Tag	Block
Set 0	0	?	?
	0		

Set 1	0	
	0	


2-Way Set Associative Cache Simulation



M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	[00 <u>0</u> 0 ₂],	miss
1	$[00\underline{0}1_{2}],$	
7	[01 <u>1</u> 1 ₂],	
8	[10 <u>0</u> 0 ₂],	
0	[00002]	


	V	Tag	Block
Set 0	0	?	?
	0		
,	\cap		
Set 1	0		
	U		



M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	[00 <u>0</u> 0 ₂],	miss
1	$[00\underline{0}1_{2}],$	
7	[01 <u>1</u> 1 ₂],	
8	[10 <u>0</u> 0 ₂],	
0	[00002]	

	V	Tag	Block
Set 0	1	00	M[0-1]
	0		
Set 1	0		



M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	$[00\underline{0}1_{2}],$	hit
7	[01 <u>1</u> 1 ₂],	
8	$[10\underline{0}0_{2}^{-}],$	
0	[00 <u>0</u> 0 ₂]	

	V	Tag	Block
Set 0	1	00	M[0-1]
3610	0		
Set 1	0		

t=2	s=1	b=1
XX	Х	Х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	$[00\underline{0}1_{2}],$	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

	V	Tag	Block
Set 0	1	00	M[0-1]
	0		
	0		
Set 1	0		
	0		

t=2	s=1	b=1
XX	Х	Х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	$[0001_{2}],$	hit
7	[01 <u>1</u> 1 ₂],	miss
8	[10 <u>0</u> 0 ₂],	
0	[00 <u>0</u> 0 ₂]	

	V	Tag	Block
Set 0	1	00	M[0-1]
	0		
Cot 1	1	01	M[6-7]

t=2	s=1	b=1
XX	Х	Х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	$[0001_{2}],$	hit
7	$[01\underline{1}1_{2}],$	miss
8	$[10\underline{0}0_{2}],$	miss
0	$[00\underline{0}0_{2}^{-}]$	

	V	Tag	Block
Set 0	1	00	M[0-1]
	0		
Set 1	1	01	M[6-7]
	0		

t=2	s=1	b=1
XX	Х	Х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	$[0001_{2}],$	hit
7	$[01\underline{1}1_{2}],$	miss
8	$[10\underline{0}0_{2}],$	miss
0	$[00\underline{0}0_{2}]$	

	V	Tag	Block	
Set 0	1	00	M[0-1]	
	1	10	M[8-9]	
Set 1	1	01	M[6-7]	
	0			

t=2	s=1	b=1
XX	Х	Х

M=16 byte addresses, B=2 bytes/block, S=2 sets, E=2 blocks/set

0	$[00\underline{0}0_{2}],$	miss
1	$[00\underline{0}1_2],$	hit
7	$[01\underline{1}_{2}],$	miss
8	$[1000_{2}^{-}],$	miss
0	[0000 ₂]	hit

	V	Tag	Block
Set 0	1	00	M[0-1]
	1	10	M[8-9]
Set 1	1	01	M[6-7]
	0		

- Multiple copies of data exist:
 - L1, L2, L3, Main Memory, Disk

- Multiple copies of data exist:
 - L1, L2, L3, Main Memory, Disk
- What to do on a write-hit?
 - Write-through (write immediately to memory)
 - Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)

Multiple copies of data exist:

L1, L2, L3, Main Memory, Disk

What to do on a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)

What to do on a write-miss?

- Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

Multiple copies of data exist:

L1, L2, L3, Main Memory, Disk

What to do on a write-hit?

- Write-through (write immediately to memory)
- Write-back (defer write to memory until replacement of line)
 - Need a dirty bit (line different from memory or not)

What to do on a write-miss?


- Write-allocate (load into cache, update line in cache)
 - Good if more writes to the location follow
- No-write-allocate (writes straight to memory, does not load into cache)

Typical

- Write-through + No-write-allocate
- Write-back + Write-allocate

Intel Core i7 Cache Hierarchy

Processor package



L1 i-cache and d-cache:

32 KB, 8-way, Access: 4 cycles

L2 unified cache:

256 KB, 8-way, Access: 10 cycles

L3 unified cache:

8 MB, 16-way, Access: 40-75 cycles

·

Block size: 64 bytes for

all caches.

Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache (misses / accesses)
 = 1 hit rate
- Typical numbers (in percentages):
 - 3-10% for L1
 - can be quite small (e.g., < 1%) for L2, depending on size, etc.

Hit Time

- Time to deliver a line in the cache to the processor
 - includes time to determine whether the line is in the cache
- Typical numbers:
 - 4 clock cycle for L1
 - 10 clock cycles for L2

Miss Penalty

- Additional time required because of a miss
 - typically 50-200 cycles for main memory

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider: cache hit time of 1 cycle miss penalty of 100 cycles

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider:
 cache hit time of 1 cycle
 miss penalty of 100 cycles
 - Average access time:

97% hits: 0.97 * 1 cycle + 0.03 * 100 cycles = 4 cycles

99% hits: 0.99 * 1 cycle + 0.01 * 100 cycles = 2 cycles

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider: cache hit time of 1 cycle miss penalty of 100 cycles
 - Average access time:

```
97% hits: 0.97 * 1 cycle + 0.03 * 100 cycles = 4 cycles
```

99% hits: 0.99 * 1 cycle + 0.01 * 100 cycles = 2 cycles

■ This is why "miss rate" is used instead of "hit rate"

Writing Cache Friendly Code

- Make the common case go fast
 - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)

Writing Cache Friendly Code

- Make the common case go fast
 - Focus on the inner loops of the core functions
- Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)

Key idea: Our qualitative notion of locality is quantified through our understanding of cache memories