
Virtual Memory: *Address translation 2: Lookaside Buffer*


Speeding up Translation with a TLB

- Page table entries (PTEs) are cached in L1 like any other memory word
 - PTEs may be evicted by other data references
 - PTE hit still requires a small L1 delay
- Solution: Translation Lookaside Buffer (TLB)
 - Small set-associative hardware cache in MMU
 - Maps virtual page numbers to physical page numbers
 - Contains complete page table entries for small number of pages

Accessing the TLB


MMU uses the VPN portion of the virtual address to access the TLB:






Accessing the TLB


MMU uses the VPN portion of the virtual address to access the TLB:





Accessing the TLB


MMU uses the VPN portion of the virtual address to access the TLB:


























A TLB miss incurs an additional memory access (the PTE)




A TLB miss incurs an additional memory access (the PTE)



A TLB miss incurs an additional memory access (the PTE)



A TLB miss incurs an additional memory access (the PTE)



A TLB miss incurs an additional memory access (the PTE)