
The Memory Hierarchy: DRAM organization

Optional material


Conventional DRAM Organization

d x w DRAM:


dw total bits organized as d supercells of size w bits




Step 1(a): Row access strobe (RAS) selects row 2.




Step 1(a): Row access strobe (RAS) selects row 2.




Step 1(a): Row access strobe (RAS) selects row 2.




Step 1(a): Row access strobe (RAS) selects row 2.




Step 1(a): Row access strobe (RAS) selects row 2.




Step 2(a): Column access strobe (CAS) selects column 1.




Step 2(a): Column access strobe (CAS) selects column 1.




Step 2(a): Column access strobe (CAS) selects column 1.




Step 2(a): Column access strobe (CAS) selects column 1.





Step 2(a): Column access strobe (CAS) selects column 1.





Step 2(a): Column access strobe (CAS) selects column 1.














Enhanced DRAMs

- Basic DRAM cell has not changed since its invention in 1966.
 - Commercialized by Intel in 1970.
- DRAM cores with better interface logic and faster I/O :
 - Synchronous DRAM (SDRAM)
 - Uses a conventional clock signal instead of asynchronous control
 - Allows reuse of the row addresses (e.g., RAS, CAS, CAS, CAS)
 - Double data-rate synchronous DRAM (DDR SDRAM)
 - Double edge clocking sends two bits per cycle per pin
 - Different types mostly distinguished by size of small prefetch buffer (and core frequency vs I/O frequency):
 - DDR (2 words), DDR2 (4 words), DDR3 (8 words), DDR4 (8 words)
 - By 2010, standard for most server and desktop systems
 - Intel Core i7 supports only DDR3 SDRAM