## FPGA Serial Accelerometer Tester, Version 1


by Timothy Stotts


Copyright 2020 Timothy Stotts MIT License

Hosted at:


https://github.com/timothystotts/fpga-serial-acl-tester-1

ACL-Tester-Design-Diagrams document revision 15A












Tester FSM for operating the PMOD ACL2 driver commands.



Tester FSM to receive the streamed measurements and shift them into a bit vector.



Tester FSM to load the TX ONLY UART with a 32 character text line, plus carriage return and new line.



Tester FSM for updating the PMOD CLS display.

Copyright 2020 Timothy Stotts MIT License

These diagrams are incomplete. Some state-bypass preventions and iterations may not be shown. These are the original diagram draft prior to implementation.

Correction from original diagram:

- details of the FSM outputs and recursive output
- transitions 9-A and A-O are a unique sensitivity to input command\_ready in order to pulse the output soft\_reset for width of as many clock cycles as required, instead of only one clock cycle. The custom ACL2 driver inputs the soft\_reset signal as a level interrupt to transition to SOFTRESET\_CMD after completing the current SPI operations. The command\_ready remains zero before and after assertion of the soft\_reset signal, and changes to one when the soft reset is complete. Preventing state bypass for these two transitions is different than the other transitions of this FSM.

Copyright 2020 Timothy Stotts MIT License






## UART TX Feed FSM


This FSM feeds the TX FIFO of the uart\_tx\_only module.

The data to feed to the TX FIFO is always a 34 8-bit character line of ASCII text. The tx\_go input is triggered by the corresponding wr\_clear\_display pulse on the Pmod CLS custom driver, such that the UART TX Feed occurs when the LCD is starting to update on the FSM cycle of that driver.

Copyright 2020 MIT License


i_line	
ין	
ATA 34-1-:8] -1 :1-:33*8],h00}	
Timothy Stotts	








Stream FSM for capturing RX FIFO output from the ACL2 Custom Driver. A group\_valid input signal is held high to indicate a set of measurement values. A byte\_valid input signal is pulsed for each new byte to shift into the measurement register.


Copyright 2020 Timothy Stotts MIT License










































In each transition, tx\_len and rx\_len are to be multiplied by 8 from the FSM input signals, as it only makes sense to input into the FSM a byte count, while the FSM requires transitioning based upon a bit count.

Copyright 2020 Timothy Stotts MIT License

Generic SPI FSM, with only one SPI slave on the bus.






A FSM to operate the Digilent Inc. PMOD CLS LCD display communication via the single slave SPI-machine FSM of this document.

Copyright 2020 Timothy Stotts MIT License

This diagram is incomplete and does not show boot-time delay. Also, some state-bypass preventions and iterations may not be shown.



A TX ONLY UART output to UART chip from the FPGA, with the FSM executing at BAUD rate as its clock enable.

Copyright 2020 Timothy Stotts MIT License



Full 4-button combined debouncer.


x is defined as a four-bit value.

x\_prev is defined as a four-bit value that holds the previous clock cycle value of x. x\_store is defined as a four-bit value that holds the value of x and updates the debouncer FSM entered state C during the transition BC..

The registers x\_prev and x\_store could be combined into one register, with its capture of X being a clock-enable during transitions and states of a more complex diagram.

Copyright 2020 Timothy Stotts

MIT License. Refer to LICENSE file included with this software.



Moore FSM for a synchronous pulse stretcher of signal X that lasts for a duration less than T, with Y lasting exactly T cycles.

Textbook Figure 8.28. quoted from:

Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) by Volnei A. Pedroni, reprinted courtesy of The MIT Press