FPGA Serial Accelerometer Tester, Version 1


by Timothy Stotts


Copyright 2020 Timothy Stotts MIT License


Hosted at: https://github.com/timothystotts/fpga-serial-acl-tester-1

ACL-Tester-Design-Diagrams document revision 4A












Tester FSM for operating the PMOD ACL2 driver commands.



Tester FSM to receive the streamed measurements and shift them into a bit vector.




Tester FSM to load the TX ONLY UART with a 32 character text line, plus carriage return and new line.





Tester FSM for updating the PMOD CLS display.

Copyright 2020 Timothy Stotts MIT License

These diagrams are incomplete. Some state-bypass preventions and iterations may not be shown.








In each transition, tx_len and rx_len are to be multiplied by 8 from the FSM input signals, as it only makes sense to input into the FSM a byte count, while the FSM requires transitioning based upon a bit count.

Copyright 2020 Timothy Stotts MIT License


Generic SPI FSM, with only one SPI slave on the bus.



A FSM to operate the Digilent Inc. PMOD CLS LCD display communication via the single slave SPI-machine FSM of this document.


Copyright 2020 Timothy Stotts MIT License

This diagram is incomplete and does not show boot-time delay. Also, some state-bypass preventions and iterations may not be shown.



A TX ONLY UART output to UART chip from the FPGA, with the FSM executing at BAUD rate as its clock enable.

Copyright 2020 Timothy Stotts MIT License



Full 4-button combined debouncer.


x is defined as a four-bit value.

x_prev is defined as a four-bit value that holds the previous clock cycle value of x. x_store is defined as a four-bit value that holds the value of x and updates the debouncer FSM entered state C during the transition BC.

The registers x_prev and x_store could be combined into one register, with its capture of X being a clock-enable during transitions and states of a more complex diagram.

Copyright 2020 Timothy Stotts

MIT License. Refer to LICENSE file included with this software.



Moore FSM for a synchronous pulse stretcher of signal X that lasts for a duration less than T, with Y lasting exactly T cycles.

Textbook Figure 8.28. quoted from:

Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) by Volnei A. Pedroni, reprinted courtesy of The MIT Press