
## FPGA Serial Accelerometer Tester, Version 1


by Timothy Stotts


Copyright 2020 Timothy Stotts MIT License

Hosted at: https://github.com/timothystotts/fpga-serial-acl-tester-1


ACL-Tester-Design-Diagrams document revision 3B









Tester FSM for operating the PMOD ACL2 driver commands.



Tester FSM to receive the streamed measurements and shift them into a bit vector.



Tester FSM to load the TX ONLY UART with a 32 character text line, plus carriage return and new line.





Tester FSM for updating the PMOD CLS display.

These diagrams are incomplete. Some state-bypass preventions and iterations may not be shown. These are the original diagram draft prior to implementation.

## Correction from original diagram:

- details of the FSM outputs and recursive output
- transitions 9-A and A-0 are a unique sensitivity to input command ready in order to pulse the output soft\_reset for width of as many clock cycles as required, instead of only one clock cycle. The custom ACL2 driver inputs the soft reset signal as a level interrupt to transition to SOFTRESET CMD after completing the current SPI operations. The command ready remains zero before and after assertion of the soft reset signal, and changes to one when the soft reset is complete. Preventing state bypass for these two transitions is different than the other transitions of this FSM.






## UART TX Feed FSM


This FSM feeds the TX FIFO of the uart\_tx\_only module.
The data to feed to the TX FIFO is always a 34 8-bit character line of ASCII text. The tx\_go input is triggered by the corresponding wr\_clear\_display pulse on the Pmod CLS custom driver, such that the UART TX Feed occurs when the LCD is starting to update on the FSM cycle of that driver.


Copyright 2020 Tim MIT License

T		
A -1-:8] :33*8],h00}		
mothy Stotts		





## pmod\_acl2\_custom\_driver.v








Stream FSM for capturing RX FIFO output from the ACL2 Custom Driver. A group\_valid input signal is held high to indicate a set of measurement values. A byte\_valid input signal is pulsed for each new byte to shift into the measurement register.






































In each transition, tx\_len and rx\_len are to be multiplied by 8 from the FSM input signals, as it only makes sense to input into the FSM a byte count, while the FSM requires transitioning based upon a bit count.

Copyright 2020 Timothy Stotts MIT License

Generic SPI FSM, with only one SPI slave on the bus.

This diagram is incomplete and is shown as the first draft of designing the Standard SPI Single Slave Device driver.



Copyright 2020 Timothy Stotts MIT License

Generic SPI FSM, with only one SPI slave on the bus.

In each transition, tx\_len and rx\_len are to be multiplied by 8 from the FSM input signals, as it only makes sense to input into the FSM a byte count, while the FSM requires transitioning based upon a bit count.

The main FSM combinatorial operates all states, but processes data on in the TX state when TX data is written out the copi port.

A side sequential process processes data only on the RX state when RX data is read from the cipo input port.


A general timer is used to time the SPI clock cycles (and thus bits). The timer is reset to zero at the transition from a state to a different state.


This machine could be considered a hybrid Moore and Mealy machine. The outputs during a state can change based upon timer and FIFO control inputs; but the diagram is drawn as a Moore machine.

The TX state controls reading byte by byte from a TX fifo and write its bits to COPI until the timer has reached 8\*tx len cycles.

The RX standalone sequential controls reading a byte bit by bit from CIPO and then writing the full byte to a RX fifo when the full byte has been received. The main FSM still controls when the FSM is in the RX state or has transitioned to STOP S state.

Note that clock enables such as spi\_clk\_ce2 are omitted from most of the diagram, but are still required for proper function of the design to write data on the falling edge of the SPI clock output and read data on the rising edge of the SPI clock output. Refer to the source code.







A FSM to operate the Digilent Inc. PMOD CLS LCD display communication via the single slave SPI-machine FSM of this document.

Copyright 2020 Timothy Stotts MIT License


This diagram is incomplete and does not show boot-time delay. Also, some state-bypass preventions and iterations may not be shown. This is the first design draft, and the complete FSM diagram is shown on another page.






CLS Stand SPI Driver of the CLS Custom Driver. The FSM works by waiting for a command to (a) write a clear display command to the CLS, (b) write a 16-character line to the first line of the CLS, or (c) write a 16-character line to the second line of the CLS. The clear display command only writes an ANSI escape sequence with no textual data after it. The write line 1 and write line 2 commands write an ANSI escape sequence to position the cursor at the beginning of one of the two lines, and then 16 characters of text. The CLS microcontroller processes each command and line data. The clear display clears the 16x2 LCD: and the write line writes new text to the specified line of the 16x2 LCD.

The first group of Moore machine outputs in each state bubble are FSM outputs, some of them with combinatorial output that is normally only seen in a Mealy machine. (This FSM could be said to be a hybrid Moore and Mealy machine.) The second group of outputs are recursive auxiliary outputs that retain state from one state to the next when assigned to itself.



A TX ONLY UART output to UART chip from the FPGA, with the FSM executing at BAUD rate as its clock enable.


This is the first design draft, and the complete FSM diagram is shown on another page.



A TX ONLY UART output to UART chip from the FPGA, with the FSM executing at BAUD rate as its clock enable.

The FSM dequeues the UART TX FIFO when there is at least one more byte in the FIFO. No extra STOP/IDLE bits are generated except when the UART TX FIFO reaches empty.

The TX ONLY UART FSM generates a single START bit, 8 bits of DATA, a single STOP bit, and no parity bits.



Full 4-button combined debouncer.


x is defined as a four-bit value.

x\_prev is defined as a four-bit value that holds the previous clock cycle value of x. x\_store is defined as a four-bit value that holds the value of x and updates the debouncer FSM entered state C during the transition BC.

The registers x\_prev and x\_store could be combined into one register, with its capture of X being a clock-enable during transitions and states of a more complex diagram.

Copyright 2020 Timothy Stotts


MIT License. Refer to LICENSE file included with this software.



Moore FSM for a synchronous pulse stretcher of signal X that lasts for a duration less than T, with Y lasting exactly T cycles.

Textbook Figure 8.28a. quoted from Chapter 8, page 174, of:

Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) by Volnei A. Pedroni, reprinted courtesy of The MIT Press



Moore FSM for a one-shot pulse upon the rise from '0' to '1' of signal X, that quickly returns to state A to prepare for another rise of signal X.

Textbook Figure 5.7c. quoted from Chapter 5, page 87, of:

Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog) by Volnei A. Pedroni, reprinted courtesy of The MIT Press

