

Revision	Date	Author	Comments
1A	2020-06-22	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	First publishable draft of the serial accelerometer readings tester
2A	2020-06-24	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Additional design operation details.
3A	2020-07-02	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Additional design operation details after addition of LED pulsing effects, button depress holding alternate text, and additional modularization of the VHDL and Verilog sources. Differences between the HDL and IPI-BD designs is mentioned. Clerical updates were made.
4A	2020-07-03	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Clerical updates.
1B	2020-07-18	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Addition of the Pmod SSD to Jack JA of the Arty-A7-100T board. The IPI-BD AXI design is now equivalent to the HDL designs, minus some minor differences.
2B	2020-07-22	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Clerical update.
3B	2020-07-23	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Clerical updates to documentation.
4B	2020-07-31	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Clerical updates to wording.
5B	2020-08-04	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Credits to MIT Press textbook studied and applied for the HDL designs.
6B	2020-08-05	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Credits to textbooks studied and applied for the HDL and IPI-BD designs. Credits to Digilent Inc. Documentation.
1C	2020-12-08	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	Descriptions were updated from Vivado/SDK 2019.1 to Vivado/Vitis 2020.2 . Mention of SPI Flash boot was removed. Description of LDO colors was corrected to match code.
1D	2021-03-02	Tim S. <a href="mailto:timothystotts08@gmail.com">timothystotts08@gmail.com</a>	A SystemVerilog project was created, based upon the Verilog project. Mention of OS-VVM test-bench.

<https://github.com/timothystotts/fpga-serial-acl-tester-1>

Copyright 2020-2021 Timothy Stotts

MIT License

## Serial ACL Readings-Tester Experiment

### Serial ACL Readings-Tester Experiment: Folder Structure

ACL Readings designs with equivalent function of performing a three-axis reading and displaying them on an LCD and USB terminal.

Project Folder	Project Description
----------------	---------------------

ACL-Tester-Design-Single-Clock-SV (Vivado 2020.2)	A utility designed for a custom operation of a serial accelerometer and displaying milli-g-force readings on both an LCD and a serial terminal. The design is completely in SystemVerilog RTL without a soft processor, and the beginning of an OS-VVM VHDL test-bench that performs automated testing of the Measurement Mode of the Pmod ACL2, including text displayed on the Pmod LCD and UART Terminal. Two clock domains exist; 20. MHz and 7.37 MHz, together controlled by a MMCM; and each slower domain is controlled by a clock enable divider RTL dividing a MMCM clock by clock enable pulse instead of clock division. Clock dividers are only used for the generation of an output clock that outputs at a bus port on the FPGA. The test-bench was not tested with this RTL variant, but is anticipated to work with minor modification as it is a copy from the Verilog project.
ACL-Tester-Design-Single-Clock-Verilog (Vivado 2020.2)	A utility designed for a custom operation of a serial accelerometer and displaying milli-g-force readings on both an LCD and a serial terminal. The design is completely in Verilog-2001 RTL without a soft processor, and the beginning of an OS-VVM VHDL test-bench that performs automated testing of the Measurement Mode of the Pmod ACL2, including text displayed on the Pmod LCD and UART Terminal. Two clock domains exist; 20. MHz and 7.37 MHz, together controlled by a MMCM; and each slower domain is controlled by a clock enable divider RTL dividing a MMCM clock by clock enable pulse instead of clock division. Clock dividers are only used for the generation of an output clock that outputs at a bus port on the FPGA. The test-bench was tested with this RTL variant, and is anticipated to work with no modification when simulating with RivieraPRO separate from the Xilinx Vivado.
ACL-Tester-Design-Single-Clock-VHDL (Vivado 2020.2)	A utility designed for a custom operation of a serial accelerometer and displaying milli-g-force readings on both an LCD and a serial terminal. The design is completely in VHDL-2002 and VHDL-2008 RTL without a soft processor, and the beginning of an OS-VVM VHDL test-bench that performs automated testing of the Measurement Mode of the Pmod ACL2, including text displayed on the Pmod LCD and UART Terminal. Two clock domains exist; 20. MHz and 7.37 MHz, together controlled by a MMCM; and each slower domain is controlled by a clock enable divider RTL dividing a MMCM clock by clock enable pulse instead of clock division. Clock dividers are only used for the generation of an output clock that outputs at a bus port on the FPGA. The test-bench was tested with this RTL variant, and is anticipated to work with no modification when simulating with RivieraPRO or GHDL, separate from the Xilinx Vivado.
ACL-Tester-Design-AXI (Vivado 2020.2 and Vitis 2020.2)	A utility designed for custom operation of a serial accelerometer and displaying milli-g-force readings on both an LCD and a serial terminal. The design is completely in Microblaze AXI subsystem with standard Xilinx IP Integrator components plus Digilent Inc. User IP, and FreeRTOS C language program executing on the Microblaze soft processor.

To successfully open the project, it is necessary to add the directory arty-a7-100 from the directory board\_files/ to the installation directory of Vivado 2020.2 but not to the installation directory of Vitis 2020.2. For example:

```
$ which vivado  
/opt/Xilinx/Vivado/2020.2/bin/vivado  
$ cd ./board_files  
$ sudo cp -R ./arty-a7-100 /opt/Xilinx/Vivado/2020.2/data/boards/board_files/  
# (do not copy the board_files to  
# /opt/Xilinx/Vitis/2020.2/data/boards/board_files/)
```

Note that the Digilent Guide at <https://reference.digilentinc.com/vivado/installing-vivado/v2019.2> indicates to install the board files by copying to the install directory of the tool, so that the board files are always found.

## Serial ACL Readings-Tester Experiment: Methods of Operation

The purpose of the design is to boot a Digilent Inc. Arty-A7-100T (Artix-7) development board with PMOD CLS, PMOD ACL2, and PMOD SSD peripheral boards, which are a 16x2 Character dot-matrix LCD display, a 3-axis MEMS Accelerometer, and a two-digit 7-segment display, respectively. The PMOD CLS and PMOD ACL2 each connect to the FPGA with its own dedicated SPI bus via a higher-speed plug and jack. The PMOD CLS connects to board PMOD port JB. The PMOD ACL2 connects to board PMOD port JC. The PMOD SSD connects to board PMOD port JA. The use of extension cables makes, (a) the PMOD CLS able to connect to only one 2x6 PMOD port, (b) the PMOD SSD able to connect to only one 2x6 PMOD port, (c) the limited ability to move the PMOD ACL2 without requiring the movement of the Arty-A7 board or the Pmod CLS display or the Pmod SSD display. See Figure 1: Arty-A7-100T Assembled with Pmod CLS, Pmod ACL2, Pmod SSD.




Figure 1: Arty-A7-100T Assembled with Pmod CLS, Pmod ACL2, Pmod SSD.

## Serial ACL Readings-Tester Experiment: Method of Operation: streaming three-axis readings and displaying them, with alternate mode of activity detection

### Serial ACL Readings-Tester Experiment: Design Operation

In the HDL implementations (Verilog, VHDL), the four switches sw0, sw1, sw2, sw3, are debounced and processed as mutually exclusive inputs. When switch 0 is exclusively selected to the ON position, the Tester design controls the PMOD ACL2 to stream 3-axis and compensating temperature readings at a rate of 100 Hz, and display readings at a rate of under 5 Hz. When switch 1 is exclusively selected to the ON position, the Tester design controls the PMOD ACL2 to detect motion activity and inactivity by thresholds. Each time there is an activity event, LD2 is lit green instead of red momentarily and a single reading from the PMOD ACL2 is displayed. Each time there is an inactivity event, LD3 is lit green instead of red momentarily and a single reading from the PMOD ACL is displayed.

Upon power-up, with the four switches not selected an operational mode, the LD0 displays Red to indicate that the measurements are not running. The LD1 displays Red to indicate that no operational mode is currently running. The LD2 and LD3 display Red to indicate Activity detection and Inactivity detection events, respectively, are not occurring.

LD0 boots as Blue. Upon selecting a switch, SW0 or SW1, the internal FSM quickly transitions to Red to indicate display configuration is in process. After this it transitions to White or Purple to indicate the display running mode selected. Due to sub-second transition, the LD0 is only seen as red if the FSM were to stick at display initialization and not transition to the display running mode. (The FSM of the ACL-Tester-Design-AXI project skips displaying Red on LD0 and transitions directly from Blue to Green. This keeps the software FSM simpler.)

For example, upon positioning switch 0 alone to ON, the LD0 transitions from Blue to Red to Green to indicate that measurements are running. The LD1 displays White to indicate that the Pmod ACL2's ADXL362 chip is operating in Measurement Mode and that acceleration readings are streaming from the ADXL362 to display in ASCII on the Pmod CLS and on the Digilent USB-UART at 115200 baud. The display on the Pmod CLS is in fixed-point milli-g-force and raw compensating temperature; and the display on the Digilent USB-UART is four raw register readings per line for ability to be parsed by a desktop utility. LD2 remains Red, and LD3 remains Red.

Upon positioning switch 1 alone to ON, the LD0 transitions from Blue to Red to Green to indicate that measurements are running. The LD1 displays Purple to indicate that the ADXL362 is operating in Linked Mode with activity detection. Every time the Pmod ACL2 is moved above a modest threshold of motion, the LD2 displays Green momentarily to indicate that the ADXL362 has determined an Activity event. When the Pmod ACL2 is left motionless on a desk, the LD3 displays Green momentarily to indicate that the ADXL362 has determined an Inactivity event. Note that if an Activity event does not display even with moderate movement of the Pmod ACL2, it may be necessary to wait several seconds with the Pmod ACL2 at rest for an Inactivity event to occur. After this, the ADXL362 is ready to detect the next Activity event.

In all implementations, the four buttons btn0, btn1, btn2, btn3, are debounced and processed as mutually exclusive inputs independent of the four switches. If button 2 is held depressed, the Terminal will display fixed-point 3-axis milli-g readings and temperature reading decimal value to match the Pmod CLS display. When button 2 is released, the Terminal resumes displaying 16-bit hexadecimal readings from the four registers. If button 3 is held depressed, the Pmod CLS will display 16-bit hexadecimal readings from the four registers, matching the display of the Terminal.

If button 0 is pressed momentarily, the left digit of the Pmod SSD increments from zero to nine, and back to zero. Internally, the design selects a different Activity Threshold and Timer preset value for the next time the switch 1 is deselected and reselected for executing Linked Mode with Activity Events. If button 1 is pressed momentarily, the right digit of the Pmod SSD increments from zero to nine, and back to zero. Internally, the design selects a different

Inactivity Threshold and Timer preset value for the next time the switch 1 is deselected and reselected for executing Linked Mode with Activity Events.

The IP Integrator Block Design (IPI-BD) creates an equivalent design to the HDL designs; but the usage of the ADXL326 interrupts is substituted with polling the accelerometer; and LED color pulsing is not available, even though the LED colors are still managed by a simple form of 24-bit palette color selection based upon PWM period and duty cycles.

#### Serial ACL Readings-Tester Experiment: Design Theory

Conceptual-only FSM diagrams are also included in the PDF document [ACL-Design-Documents/ACL-Tester-Design-Diagrams.pdf](#). The FSM diagrams show the original FSM design prior to and during coding of the first draft; and the block descriptions assist with understanding the code architecture. More complete FSM diagrams are also included in the document, following after the simpler FSM diagram page, for each major FSM designed in the HDL designs.

Note that in the IPI-BD (called AXI) Design, drivers downloaded from Digilent Inc. for the PMOD ACL2, PMOD CLS, and a generic AXI PWM, are used in the block design with some minimal modification to target the Arty-A7-100T and support different modes of operating the Pmod ACL2. Both Pmod drivers are repackaged to target the Arty-A7 instead of the Arty; and the Pmod ACL2 User software driver source code module was copied, renamed, and expanded in the Xilinx Vitis project, allowing for switching the ADXL326 between Measurement Mode and Linked Mode. The AXI design integrates the vendor components plus adds additional C code. The Git repository contains a submodule that pulls from a branch of the author's fork of the Digilent Vivado-library repository on GitHub.

#### Coding style and choices of block design

Software design practices were used to author the VHDL and Verilog sources. After the sources were drafted with a large top-level module and cohesive modules for drivers, a large self-instruction homework experiment was converted into a standalone design. The top-level HDL sources were excessively large; thus, modules were created to contain top-level execution-procedure FSMs, data-to-ASCII conversion combinatorial, and the addition of LED color choice control with a “pulsing” effect for aesthetics.

The `led_pwm_driver.v` / `led_pwm_driver.vhd` module was also refactored to infer a DSP48E1 unit without DRC errors, one unit per LED emitter. The Arty-A7 has 4 3-emitter color LEDs and 4 basic LEDs, totaling at 16 DSP48E1 being inferred to manage PWM period and duty cycle control of the eight LEDs.

## Serial ACL Readings-Tester Experiment: 3<sup>rd</sup>-party references:

### Digilent Inc. References

Arty – Getting Started with Microblaze Servers

<https://reference.digilentinc.com/learn/programmable-logic/tutorials/arty-getting-started-with-microblaze-servers/start>

Vivado Board Files

<https://github.com/digilent/vivado-boards>

Master XDC files for all Digilent Inc. boards, including Arty-A7-100T

<https://github.com/Digilent/digilent-xdc>

Digilent Inc IP library for Xilinx Vivado

<https://github.com/Digilent/vivado-library/>

### Textbook References

In the HDL sources and design diagrams document:

- Pulse Stretcher Synchronous, Textbook Figure 8.28a. quoted from,
- One Shot FSM, Textbook Figure 5.7c quoted from,
- FSM design theory and methodology adapted by Tim S. and extended from,

Volnei A. Pedroni, *Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog)*.

London: The MIT Press, 2013.

Use of IP Integrator to create the Microblaze AXI block diagram and synthesis:

- Tutorials followed from text to understand IPI block design,

L. H. Crockett, R. A Elliot, M. A. Enderwitz, and R. W. Stewart, *The Zynq Book: Embedded Processing with the ARM Cortex-A9 on the Xilinx Zynq-7000 All Programmable SoC*, First Edition, Strathclyde Academic Media, 2014.

Study of Verilog HDL IEEE 1364-2001:

- FPGA-relevant homework studied and applied for coding Verilog-2001 designs,

Samir Palnitkar, *Verilog HDL: A Guide to Digital Design and Synthesis*. 2<sup>nd</sup> ed., USA: SunSoft Press, 2003.

Study of SystemVerilog HDL IEEE 1800-2012:

- FPGA-relevant reading studied in-part and applied for coding SystemVerilog designs,

Stuart Sutherland, *RTL Modeling with SystemVerilog* . . USA: Sutherland HDL Inc., 2017.

Volnei A. Pedroni, *Finite State Machines in Hardware: Theory and Design (with VHDL and SystemVerilog)*.

London: The MIT Press, 2013.

Suggestions for best practices when coding VHDL:

- Suggestion to code RTL design with as few MMCM/PLL generated clock domains as possible,

- Suggestion to exercise software design practices when coding VHDL,

Ricardo Jasinski, *Effective Coding with VHDL: Principles and Best Practice*. London: The MIT Press, 2016.