Worked with Gautam Ramaswamy, Gaurab Bhattacharya, and Sacheth Hegde.

2 Channel and Router Microarchitecture

2.a Throughput with One Element of Buffering per Channel Queue

Cycle:	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
pkt0	Ι	R0	L0	L1	R1	О														
pkt1		I	R0	R0	L0	L1	R1	О												
pkt2			Ι	q	R0	R0	L0	L1	R1	О										
pkt3				Ι	I	q	R0	R0	L0	L1	R1	О								
pkt4						I	I	q	R0	R0		L1								
pkt5								Ι	Ι	q	R0	R0	L0	L1	R1	О				
pkt6										Ι	Ι	q	R0	R0	L0	L1	R1	О		
pkt7												Ι	Ι	q	R0	R0	L0	L1	R1	О

Figure 4: Pipeline Diagram for Elastic Buffering with One-Element Channel Buffers

As show by the bolded vertical lines, in steady state, it takes 2 cycles to move a packet. This gives a peak terminal throughput of 1/2=0.5 packets per cycle.

The ideal flow control should provide 1 packet per cycle. This design cannot achieve the throughput of ideal flow control due the stalling required to wait for the channel queues to become empty.

2.b Throughput with Two Elements of Buffering per Channel Queue

Cycle:	1	2	3	4	5	6	7	8	9	10	11	12	13
pkt0	Ι	R0	L0	L1	R1	О							
pkt1		Ι	R0	L0	L1	R1	О						
pkt2			Ι	R0	L0	L1	R1	О					
pkt3				I	R0	L0	L1	R1	О				
pkt4					Ι	R0	L0			О			
pkt5						I	R0		L1		О		
pkt6							I	R0		L1			
pkt7								I	R0	L0	L1	R1	О

Figure 5: Pipeline Diagram for Elastic Buffering with Two-Element Channel Buffers

As show by the bolded vertical lines, in steady state, it takes 1 cycle to move a packet. This gives a peak terminal throughput of 1 packet per cycle.

The ideal flow control should provide 1 packet per cycle. This design is able to achieve the throughput of ideal flow control.

2.c Pipeline Diagram for Round-Robin Arbitration

Cycle:		2		4	5	6	7	8	9	10	11	12	13
pkt0-2	Ι	R0	L0	L1	R1	О							
pkt0-3	Ι	l			l .								
pkt1-2		I	R0										
pkt1-3		Ι	q		l .			R1					
pkt2-2			I	q	R0			L1					
pkt2-3			Ι	q	q	R0	R0	L0	L1	R1	О		
pkt3-2				Ι	q	q	R0	R0	L0	L1	R1	О	
pkt3-3				Ι	q	q	q	R0	R0	L0	L1	R1	О

Figure 6: Pipeline Diagram for Round-Robin Arbitration

There is no steady state. As shown by the pipeline diagram, the number of elements in the $R_{0,1}$ queue continues to increase. This is due to the the $C_{0,3}$ channel not able to sustain the required throughput (2 phits per cycle). This means that packets will need to be stalled in R0 during arbitration and therefore cause future packets to be continuously queued up.

2.d Global Fairness for Round-Robin Arbitration

No, the network does not have global strong fairness.

Assume that initially, the priority goes to the top input port. In our traffic pattern, inputs 0, 1, and 2 will try to send their packets to output 1, and input 3 will try to send its packets to output 3. First, we see that both inputs 0 and 1 try to access channel $C_{0,0}$, so round-robin arbitration will occur. This means on channel $C_{0,0}$, inputs 0 and 1 will each receive 50% of the bandwidth. In $R_{0,1}$, because input 2 will access the top output to channel $C_{0,2}$ and input 3 will access the bottom output to channel $C_{0,3}$. Therefore, no arbitration is needed and each channel can sustain full bandwidth from a single input. In $R_{1,1}$, the bottom input coming from channel $C_{0,3}$ will always go to output 3, so again, no arbitration is needed. This means that the requests from input 3 will always be served. In $R_{1,0}$, both inputs want to access output 1, so arbitration is needed. This means that 50% of the bandwidth comes from the top input (coming from channel $C_{0,0}$) and the other 50 comes from the bottom input (from channel $C_{0,2}$). This means that on output 1, 50% of the bandwidth comes from input 2, 25% from input 1, and 25% from input 0. From this we can see that requests from all inputs are NOT served equally often.