2 Page-Based Memory Translation

2.a Two-Level Page Tables

The 16-bit virtual address is used as the following: $\,$

Bits 14-15	Bits 12-13	Bits 0-11			
XX	XX	XXXXXXXXXXX			
Virtual Pa	ge Number	Page Offset			
L1 Index	L2 Index	Page Offset			

Figure 2: Virtual Address Usage

Page Tables:

	Page-Table Entry			
Paddr of PTE	Valid	Paddr		
0xffffc	1	0xfffe0		
0xffff8				
0xffff4				
0xffff0	1	0xfffb0		
0xfffec	1	0x05000		
0xfffe8	1	0x07000		
0xfffe4				
0xfffe0				
0xfffdc				
0xfffd8				
0xfffd4				
0xfffd0				
0xfffcc				
0xfffc8				
0xfffc4				
0xfffc0				
0xfffbc	1	0x01000		
0xfffb8	1	0x04000		
0xfffb4	1	0x00000		
0xfffb0				

Figure 3: Contents of Physical Memory with Page Tables

2.b Translation-Lookaside Buffer

				Total				
Transaction	action Page		Num Mem	TLB Way 0		TLB Way 1		
${f Address}$	VPN	Offset	\mathbf{m}/\mathbf{h}	Accesses	VPN	PPN	VPN	PPN
0xeff4	0xe	0xff4	m	3	-	-	-	-
0x2ff0	0x2	0xff0	m	3	0xe	0x07		
0xeff8	0xe	0xff8	h	1			0x2	0x04
0x2ff4	0x2	0xff4	h	1				
0xeffc	0xe	0xffc	h	1				
0x2ff8	0x2	0xff8	h	1				
0xf000	0xf	0x000	m	3				
0x2ffc	0x2	0xffc	h	1	0xf	0x05		
0xf004	0xf	0x004	h	1				
0x3000	0x3	0x000	m	3				
0xf008	0xf	0x008	h	1			0x3	0x01
0x3004	0x3	0x004	h	1			0x2	0x04
0xf00c	0xf	0x00c	h	1				
0x3008	0x3	0x008	h	1				

Figure 4: TLB Contents Over Time