











TLV62569, TLV62569P

SLVSDG1-DECEMBER 2016

TLV62569 2-A High Efficiency Synchronous Buck Converter in SOT Package

1 Features

- Up to 95% Efficiency
- Low $R_{DS(ON)}$ Switches 100 m Ω / 60 m Ω
- 2.5-V to 5.5-V Input Voltage Range
- Adjustable Output Voltage from 0.6 V to V_{IN}
- Power Save Mode for Light Load Efficiency
- 100% Duty Cycle for Lowest Dropout
- 35-µA Operating Quiescent Current
- 1.5-MHz Typical Switching Frequency
- Power Good Output
- Over Current Protection
- Internal Soft Startup
- Thermal Shutdown Protection
- · Available in SOT Package
- Pin-to-Pin Compatible with TLV62568

2 Applications

- General Purpose POL Supply
- Set Top Box
- Network Video Camera
- · Wireless Router
- Hard Disk Driver

3 Description

The TLV62569 device is a synchronous step-down buck DC-DC converter optimized for high efficiency and compact solution size. The device integrates switches capable of delivering an output current up to 2 A.

At medium to heavy loads, the device operates in pulse width modulation (PWM) mode with 1.5-MHz switching frequency. At light load, the device automatically enters Power Save Mode (PSM) to maintain high efficiency over the entire load current range. In shutdown, the current consumption is reduced to less than 2 $\mu\text{A}.$


The TLV62569 provides an adjustable output voltage via an external resistor divider. An internal soft start circuit limits the inrush current during startup. Other features like over current protection, thermal shutdown protection and power good are built-in. The device is available in a SOT23 and SOT563 package.

Device Information(1)

| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | |
|-------------|------------|-------------------|--|--|
| TLV62569 | SOT23 (5) | 2.00 mm 2.00 mm | | |
| TLV62569P | SOT23 (6) | 2.90 mm × 2.80 mm | | |
| TLV62569 | SOT563 (6) | 1.60 mm v 1.60 mm | | |
| TLV62569P | SOT563 (6) | 1.60 mm x 1.60 mm | | |

 For all available packages, see Mechanical, Packaging, and Orderable Information at the end of the datasheet.

4 Simplified Schematic



Efficiency at 5-V Input Voltage






Table of Contents

| 1 | Features 1 | | 9.4 Device Functional Modes | 8 |
|---|--------------------------------------|----|--|------|
| 2 | Applications 1 | 10 | Application and Implementation | 9 |
| 3 | Description 1 | | 10.1 Application Information | 9 |
| 4 | Simplified Schematic 1 | | 10.2 Typical Application | 9 |
| 5 | Revision History2 | 11 | Power Supply Recommendations | . 13 |
| 6 | Device Options | 12 | Layout | . 13 |
| 7 | Pin Configuration and Functions 3 | | 12.1 Layout Guidelines | . 13 |
| 8 | Specifications4 | | 12.2 Layout Example | . 14 |
| ٠ | 8.1 Absolute Maximum Ratings | | 12.3 Thermal Considerations | . 14 |
| | 8.2 ESD Ratings | 13 | Device and Documentation Support | . 15 |
| | 8.3 Recommended Operating Conditions | | 13.1 Device Support | . 15 |
| | 8.4 Thermal Information | | 13.2 Documentation Support | . 15 |
| | 8.5 Electrical Characteristics 5 | | 13.3 Receiving Notification of Documentation Updates | s 15 |
| | 8.6 Typical Characteristics | | 13.4 Community Resources | . 15 |
| 9 | Detailed Description 7 | | 13.5 Trademarks | . 15 |
| 9 | 9.1 Overview | | 13.6 Electrostatic Discharge Caution | . 15 |
| | 9.2 Functional Block Diagrams | | 13.7 Glossary | . 15 |
| | 9.3 Feature Description | 14 | Mechanical, Packaging, and Orderable Information | . 15 |

5 Revision History

| DATE | REVISION | NOTES |
|---------------|----------|------------------|
| December 2016 | * | Initial release. |


www.ti.com

6 Device Options

| PART NUMBER (1) | FUNCTION | PACKAGE MARKING | PACKAGE |
|-----------------------------|------------|-----------------|----------|
| TLV62569DBV | - | 16AF | SOT23-5 |
| TLV62569PDDC ⁽²⁾ | Power Good | | SOT23-6 |
| TLV62569DRL ⁽²⁾ | - | | SOT563-6 |
| TLV62569PDRL ⁽²⁾ | Power Good | | SOT563-6 |

- (1) For detailed ordering information, please check Mechanical, Packaging, and Orderable Information at the end of this datasheet.
- (2) Product preview

7 Pin Configuration and Functions



Pin Functions

| PIN NUMBER | | | | I/O/PW | DESCRIPTION |
|------------|---------|---------|----------|--------|---|
| NAME | SOT23-5 | SOT23-6 | SOT563-6 | R | DESCRIPTION |
| EN | 1 | 1 | 5 | 1 | Device enable logic input. Logic high enables the device, logic low disables the device and turns it into shutdown. Do not leave floating. |
| GND | 2 | 2 | 2 | PWR | Ground pin. |
| SW | 3 | 3 | 4 | PWR | Switch pin connected to the internal FET switches and inductor terminal. Connect the inductor of the output filter to this pin. |
| VIN | 4 | 4 | 3 | PWR | Power supply voltage input. |
| PG | - | 5 | 6 | 0 | Power good open drain output pin for TLV62569P. The pull-up resistor should not be connected to any voltage higher than 5.5V. If it's not used, leave the pin floating. |
| FB | 5 | 6 | 1 | 1 | Feedback pin for the internal control loop. Connect this pin to an external feedback divider. |
| NC | - | - | 6 | 0 | No connection pin for TLV62569DRL. The pin can be connected to the output or the ground. Or leave it floating. |

TEXAS INSTRUMENTS

8 Specifications

8.1 Absolute Maximum Ratings

Over operating temperature range (unless otherwise noted)⁽¹⁾

| | | MIN | MAX | UNIT |
|----------|--|------|----------------------|------|
| | VIN, EN, PG | -0.3 | 6 | V |
| Voltage | SW (DC) | -0.3 | V _{IN} +0.3 | V |
| (2) | SW (AC, less than 10ns) ⁽³⁾ | -3.0 | 9 | V |
| | FB | -0.3 | 5.5 | V |
| Operatin | g junction temperature, T _J | -40 | 150 | °C |
| Storage | temperature, T _{stg} | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and the device is not switching. Functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|-------|------|
| \/ | Floatrootatio discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ | ±2000 | V |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions⁽¹⁾

| | | MIN | TYP | MAX | UNIT |
|----------------------|--------------------------------|-----|-----|----------|------|
| V_{IN} | Input voltage | 2.5 | | 5.5 | V |
| V _{OUT} | Output voltage | 0.6 | | V_{IN} | V |
| I _{OUT} | Output current | 0 | | 2 | Α |
| T_{J} | Operating junction temperature | -40 | | 125 | ô |
| I _{SINK_PG} | Sink current at PG pin | | | 1 | mA |

⁽¹⁾ Refer to the Application and Implementation section for further information.

8.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | | | | |
|----------------------|--|-------|------|--|--|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 188.2 | °C/W | | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 137.5 | °C/W | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 41.2 | °C/W | | |
| ΨЈТ | Junction-to-top characterization parameter | 31.4 | °C/W | | |
| ΨЈВ | Junction-to-board characterization parameter | 40.6 | °C/W | | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | n/a | °C/W | | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽³⁾ Normal switching operation

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.




8.5 Electrical Characteristics

 $V_{IN} = 5.0 \text{ V}, T_J = 25^{\circ}\text{C}, \text{ unless otherwise noted}$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------|-------------------------------------|--|-------|------|-------|------|--|
| SUPPLY | , | | | | | | |
| IQ | Quiescent current into VIN pin | Not switching | | 35 | | uA | |
| I _{SD} | Shutdown current into VIN pin | EN = 0 V | | 0.1 | 2 | μΑ | |
| | Under voltage lock out | V _{IN} falling | | 2.3 | 2.45 | V | |
| V_{UVLO} | Under voltage lock out hysteresis | | | 100 | | mV | |
| _ | The arrest objected access | Junction temperature rising | | 150 | | °C | |
| T_{JSD} | Thermal shutdown | Junction temperature falling | | 130 | | 10 | |
| LOGIC I | NTERFACE | | | | | | |
| V _{IH} | High-level input voltage at EN pin | 2.5 V ≤ V _{IN} ≤ 5.5 V | 1.2 | 0.95 | | V | |
| V _{IL} | Low-level input voltage at EN pin | 2.5 V ≤ V _{IN} ≤ 5.5 V | | 0.85 | 0.4 | V | |
| t _{SS} | Soft startup time | | | 800 | | μs | |
| \/ | Davier and threehold | V _{FB} rising, referenced to V _{FB} nominal | | 95% | | | |
| V_{PG} | Power good threshold | V _{FB} falling, referenced to V _{FB} nominal | | 90% | | | |
| $V_{PG,OL}$ | Power good low-level output voltage | I _{SINK} = 1 mA | | | 0.4 | V | |
| I _{PG,LKG} | Input leakage current into PG pin | V _{PG} = 5.0 V | | 0.01 | | μΑ | |
| t _{PG,DLY} | Power good delay time | V _{FB} falling | | 40 | | μs | |
| OUTPUT | • | | • | | | • | |
| V_{FB} | Feedback regulation voltage | | 0.588 | 0.6 | 0.612 | V | |
| D | High-side FET on resistance | | | 100 | | | |
| R _{DS(on)} | Low-side FET on resistance | | | 60 | | mΩ | |
| I _{LIM} | High-side FET current limit | | 3 | | | Α | |
| f _{SW} | Switching frequency | V _{OUT} = 2.5 V | | 1.5 | | MHz | |

TEXAS INSTRUMENTS

8.6 Typical Characteristics





9 Detailed Description

9.1 Overview

The TLV62569 is a high-efficiency synchronous step-down converter. The device operates with an adaptive off time with peak current control scheme. The device operates at typically 1.5-MHz frequency pulse width modulation (PWM) at moderate to heavy load currents. Based on the V_{IN}/V_{OUT} ratio, a simple circuit sets the required off time for the low-side MOSFET. It makes the switching frequency relatively constant regardless of the variation of input voltage, output voltage, and load current.

9.2 Functional Block Diagrams




Figure 4. TLV62569 Functional Block Diagram

9.3 Feature Description

9.3.1 Power Save Mode

The device automatically enters Power Save Mode to improve efficiency at light load when the inductor current becomes discontinuous. In Power Save Mode, the converter reduces switching frequency and minimizes current consumption. In Power Save Mode, the output voltage rises slightly above the nominal output voltage. This effect is minimized by increasing the output capacitor.

9.3.2 100% Duty Cycle Low Dropout Operation

The device offers a low input-to-output voltage differential by entering 100% duty cycle mode. In this mode, the high-side MOSFET switch is constantly turned on and the low-side MOSFET is switched off. The minimum input voltage to maintain output regulation, depending on the load current and output voltage, is calculated as:

$$V_{IN(MIN)} = V_{OUT} + I_{OUT} \times (R_{DS(ON)} + R_L)$$

where

R_{DS(ON)} = High side FET on-resistance

(1)

TEXAS INSTRUMENTS

Feature Description (continued)

9.3.3 Soft Startup

After enabling the device, internal soft startup circuitry ramps up the output voltage which reaches nominal output voltage during a startup time. This avoids excessive inrush current and creates a smooth output voltage rise slope. It also prevents excessive voltage drops of primary cells and rechargeable batteries with high internal impedance.

The TLV62569 is able to start into a pre-biased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

9.3.4 Switch Current Limit

The switch current limit prevents the device from high inductor current and drawing excessive current from a battery or input voltage rail. Excessive current might occur with a heavy load or shorted output circuit condition. The TLV62569 adopts the peak current control by sensing the current of the high-side switch. Once the high-side switch current limit is reached, the high-side switch is turned off and low-side switch is turned on to ramp down the inductor current with an adaptive off-time.

9.3.5 Under Voltage Lockout

To avoid mis-operation of the device at low input voltages, under voltage lockout is implemented that shuts down the device at voltages lower than V_{UVLO} with V_{HYS} $_{UVLO}$ hysteresis.

9.3.6 Thermal Shutdown

The device enters thermal shutdown once the junction temperature exceeds the thermal shutdown rising threshold, T_{JSD} . Once the junction temperature falls below the falling threshold, the device returns to normal operation automatically.

9.4 Device Functional Modes

9.4.1 Enabling/Disabling the Device

The device is enabled by setting the EN input to a logic High. Accordingly, a logic Low disables the device. If the device is enabled, the internal power stage starts switching and regulates the output voltage to the set point voltage. The EN input must be terminated and should not be left floating.

9.4.2 Power Good

The TLV62569P has a power good output. The PG pin goes high impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power good output requires a pull-up resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used for sequencing of multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

Table 1. PG Pin Logic

| | DEVICE CONDITIONS | LOGIC STATUS | | | |
|----------------------|---|--------------|-----|--|--|
| | DEVICE CONDITIONS | HIGH Z | LOW | | |
| Enable | EN = High, V _{FB} ≥ V _{PG} | √ | | | |
| Enable | EN = High, V _{FB} ≤ V _{PG} | | √ | | |
| Shutdown | EN = Low | | √ | | |
| Thermal Shutdown | $T_{J} > T_{JSD}$ | | √ | | |
| UVLO | $1.4 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{UVLO}}$ | | √ | | |
| Power Supply Removal | V _{IN} ≤ 1.4 V | $\sqrt{}$ | | | |



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The following section discusses the design of the external components to complete the power supply design for several input and output voltage options by using typical applications as a reference.

10.2 Typical Application




Figure 5. TLV62569 1.8-V Output Application

10.2.1 Design Requirements

For this design example, use the parameters listed in Table 2 as the input parameters.

Table 2. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|------------------------|----------------|
| Input voltage | 2.5 V to 5.5 V |
| Output voltage | 1.8 V |
| Maximum output current | 2.0 A |

Table 3 lists the components used for the example.

Table 3. List of Components

| REFERENCE | DESCRIPTION | MANUFACTURER ⁽¹⁾ |
|-----------|---|-----------------------------|
| C1 | 4.7 μF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A475KA73L | Murata |
| C2 | 10 μF, Ceramic Capacitor, 10 V, X7R, size 0805, GRM21BR71A106KE51L | Murata |
| L1 | 2.2 μH, Power Inductor, size 4mmx4mm, XAL4020-222ME | Coilcraft |
| R1,R2,R3 | Chip resistor,1%,size 0603 | Std. |
| C3 | Optional, 6.8 pF if it is needed | Std. |

(1) See Third-party Products Disclaimer

10.2.2 Detailed Design Procedure

10.2.2.1 Setting the Output Voltage

An external resistor divider is used to set output voltage according to Equation 2.

Copyright © 2016, Texas Instruments Incorporated

When sizing R2, in order to achieve low current consumption and acceptable noise sensitivity, use a maximum of 200 $k\Omega$ for R2. Larger currents through R2 improve noise sensitivity and output voltage accuracy but increase current consumption.

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.6V \times \left(1 + \frac{R1}{R2}\right)$$
 (2)

A feed forward capacitor, C3 improves the loop bandwidth to make a fast transient response (shown in Figure 19). 6.8-pF capacitance is recommended for R2 of $100-k\Omega$ resistance. A more detailed discussion on the optimization for stability vs. transient response can be found in SLVA289.

10.2.2.2 Output Filter Design

The inductor and output capacitor together provide a low-pass filter. To simplify this process, Table 4 outlines possible inductor and capacitor value combinations. Checked cells represent combinations that are proven for stability by simulation and lab test. Further combinations should be checked for each individual application.

Table 4. Matrix of Output Capacitor and Inductor Combinations

| V [V] | L [µH] ⁽¹⁾ | С _{оит} [µF] ⁽²⁾ | | | | | | | | |
|------------------------------|-----------------------|--------------------------------------|-------|-------|--------|-----|--|--|--|--|
| V _{OUT} [V] | с [рп] | 4.7 | 10 | 22 | 2 x 22 | 100 | | | | |
| 0.6 ≤ V _{OUT} < 1.2 | 1 | | | | + | | | | | |
| | 2.2 | | | | ++(3) | | | | | |
| 1.2 ≤ V _{OUT} < 1.8 | 1 | | | + | + | | | | | |
| | 2.2 | | | ++(3) | + | | | | | |
| 1.8 ≤ V _{OUT} | 1 | | + | + | + | | | | | |
| | 2.2 | | ++(3) | + | + | | | | | |

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) This LC combination is the standard value and recommended for most applications.

10.2.2.3 Inductor Selection

The main parameters for inductor selection is inductor value and then saturation current of the inductor. To calculate the maximum inductor current under static load conditions, Equation 3 is given:

$$I_{L,MAX} = I_{OUT,MAX} + \frac{\Delta I_L}{2}$$

$$\Delta I_L = V_{OUT} \times \frac{1 - \frac{V_{OUT}}{V_{IN}}}{L \times f_{SW}}$$

where:

- I_{OUT,MAX} is the maximum output current
- ΔI₁ is the inductor current ripple
- · f_{SW} is the switching frequency
- L is the inductor value

(3)

It is recommended to choose a saturation current for the inductor that is approximately 20% to 30% higher than $I_{L,MAX}$. In addition, DC resistance and size should also be taken into account when selecting an appropriate inductor.

10.2.2.4 Input and Output Capacitor Selection

The architecture of the TLV62569 allows use of tiny ceramic-type output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are thus recommended. To keep its resistance up to high frequencies and to achieve narrow capacitance variation with temperature, it is recommended to use X7R or X5R dielectric.





The input capacitor is the low impedance energy source for the converter that helps provide stable operation. A low ESR multilayer ceramic capacitor is recommended for best filtering. For most applications, $4.7-\mu F$ input capacitance is sufficient; a larger value reduces input voltage ripple.

The TLV62569 is designed to operate with an output capacitor of 10 μ F to 47 μ F, as outlined in Table 4.

10.2.3 Application Performance Curves

 V_{IN} = 5 V, V_{OUT} = 1.8 V, L = 2.2 μ H, T_A = 25 °C, unless otherwise noted.







www.ti.com

3V/DIV 3V/DIV V_{OUT} I_{COIL} 2A/DIV I_{COIL} Time - 250µs/DIV Time - 250µs/DIV D016 $I_{OUT} = 2 A$ $I_{OUT} = 0.1 A$ Figure 16. Startup and Shutdown with Load Figure 17. Startup and Shutdown with Load V_{OUT} 0.2V/DIV V_{OUT} 0.2V/DIV I_{COIL} I_{COIL} Time - 5µs/DIV Time - 5µs/DIV Load Step 0.8 A to 2 A, 1A/µs slew rate Load Step 0.8 A to 2 A, 1A/µs slew rate C3 = 6.8 pFFigure 18. Load Transient Figure 19. Load Transient

11 Power Supply Recommendations

The power supply to the TLV62569 must have a current rating according to the supply voltage, output voltage and output current.

12 Layout

12.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TLV62569 device.

- The input/output capacitors and the inductor should be placed as close as possible to the IC. This keeps the
 power traces short. Routing these power traces direct and wide results in low trace resistance and low
 parasitic inductance.
- The low side of the input and output capacitors must be connected properly to the power GND to avoid a GND potential shift.
- The sense traces connected to FB are signal traces. Special care should be taken to avoid noise being induced. Keep these traces away from SW nodes.
- · GND layers might be used for shielding.

12.2 Layout Example




Figure 20. TLV62569 Layout

12.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, convection surfaces, and the presence of other heat-generating components affect the power dissipation limits of a given component.

Two basic approaches for enhancing thermal performance are listed below:

- · Improving the power dissipation capability of the PCB design
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes: Thermal Characteristics Application Notes SZZA017 and SPRA953.



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Documentation Support

13.2.1 Related Documentation

Semiconductor and IC Package Thermal Metrics Application Report (SPRA953)

Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs Application Report (SZZA017)

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

16-Dec-2016

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| TLV62569DBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 16AF | Samples |
| TLV62569DBVT | ACTIVE | SOT-23 | DBV | 5 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | -40 to 125 | 16AF | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

16-Dec-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Jan-2017

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TLV62569DBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV62569DBVT | SOT-23 | DBV | 5 | 250 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |

www.ti.com 4-Jan-2017



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TLV62569DBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV62569DBVT | SOT-23 | DBV | 5 | 250 | 210.0 | 185.0 | 35.0 |

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated