Skip to content
Permalink
Tag: pycon2016
Commits on Aug 12, 2016
  1. Using 60Hz mode for grabber.

    mithro committed Aug 12, 2016
     * There seems to be Mac's which *won't* do 50Hz. They totally refuse.
Commits on Aug 11, 2016
Commits on Aug 10, 2016
  1. Settings for Ryan.

    mithro committed Aug 10, 2016
Commits on Aug 9, 2016
  1. firmware/lm32: Fixing the `debug freq` command.

    mithro committed Aug 9, 2016
  2. Merge pull request #291 from mithro/travis-version-output-fix

    mithro committed Aug 9, 2016
    Fix couple of version related bugs
  3. travis: Also check for unknown files.

    mithro committed Aug 9, 2016
  4. gateware/freq_count.py: Add docstrings.

    William D. Jones
    William D. Jones committed Aug 9, 2016
  5. third_party: Move to liteeth/liteusb modules with gitignore files.

    mithro committed Aug 9, 2016
    Fixes #206.
    
    This should fix the problem with liteeth/liteusb being listed as "dirty" in the
    version output;
    ----------------------------------------------
    const char* git_commit = "ab676e4445e211fde201c335b875e0facd838f87";
    const char* git_branch = "master";
    const char* git_describe = "v0.0.2-69-gab676e4-dirty";
    const char* git_status =
        "    --\n"
        "     M ../../third_party/liteeth\n"
        "     M ../../third_party/liteusb\n"
        "    --\n";
    ----------------------------------------------
  6. travis: Echo the version info again.

    mithro committed Aug 9, 2016
    The actual version info moved into the version_data.c file in
    #271
  7. Merge pull request #282 from mithro/control-n-status

    mithro committed Aug 9, 2016
    Adding a module to allow firmware access to the LEDs, Push Buttons and Switches (on the Atlys)
Commits on Aug 8, 2016
  1. Merge pull request #290 from mithro/atlys-memtest

    mithro committed Aug 8, 2016
    targets/atlys: Revert to using BaseSoC rather than MiniSoC.
  2. Merge pull request #226 from mithro/opsis-timing

    mithro committed Aug 8, 2016
    Fixing the timing propagation through PLL/DCM parts in ISE.
  3. gateware/freq_count: PEP8.

    William D. Jones
    William D. Jones committed Aug 8, 2016
  4. platforms: Increase timing constraints of pixel clock.

    mithro committed Aug 8, 2016
     * 12ns == 83MHz
     * 10ns == 100MHz
  5. targets: Small fixes.

    mithro committed Apr 8, 2016
  6. targets: Fix typos.

    mithro committed Apr 8, 2016
  7. Shortening the names a little.

    mithro committed Mar 29, 2016
  8. targets: Formatting fixes.

    mithro committed Mar 24, 2016
  9. targets: Adding multiple timing groups.

    mithro committed Mar 24, 2016
    This allows period constraints to propagate through PLL/DCM objects.
    
    See http://www.xilinx.com/support/answers/37782.html
Older
You can’t perform that action at this time.