

CSC 230
Fall 2024 (CRN 10758)
Midterm #1: Monday, 7 October 2024

Marking guide

Students must check the number of pages in this examination paper before beginning to write, and report any discrepancy immediately.

- **All answers are to be written on this exam paper.**
- The exam is closed book. Other than the AVR reference booklet provided to you, no books or notes are permitted.
- When answering questions, please do not detach any exam pages!
- ***A basic calculator is permitted.*** Cellphones must be turned off.
- Partial marks are available for the questions in sections B and C.
- The total marks for this exam is 76.
- There are ten (10) printed pages in this document, including this cover page.
- We strongly recommend you read the entire exam through from beginning to end before starting on your answers.
- **Please have your UVic ID card available for inspection by an exam invigilator.**

Section A (36 marks): For each question in this section, place an X beside all answers that apply. Each question is worth three (3) marks. *Partial marks are not given for incomplete answers.*

For this exam: Hexadecimal numbers begin with 0x; binary numbers begin with 0b; octal numbers begin with 0; and all other numbers are decimal. *All numbers are unsigned unless the question specifies otherwise.*

Question 1: The unsigned integer 0x7c3 can be represented as:

- ☒ 0b011111000011
- ☒ 0b11111000011
- ☐ 0b11100100101
- ☒ 03703
- ☐ None of the above.

Question 2: The unsigned integer 0b10110100 is equivalent to:

- ☒ 180
- ☐ 0xB2
- ☐ 0262
- ☐ 0x4B
- ☐ None of the above.

Question 3: The unsigned integer 0572 is equivalent to:

- ☒ 0b000101111010
- ☒ 378
- ☒ 0x17A
- ☒ 0b000101111010
- ☐ None of the above.

Question 4: The decimal number -103 represented as a 10-bit two's complement number is equivalent to:

- ___ 0b0001100111
- ___ 0b1001100111
- ___ 0b1110011011
- ___ 0b1010011001
- ___ **None of the above.** (should be 0b1110011001)

Question 5: The seven-bit two's complement number 0b1010110 is equivalent to:

- ___ 0b011010110 as an nine-bit two's complement number.
- ___ 42
- ___ -26
- ___ -29
- ___ **None of the above** (should be -42)

Question 6: If we consider I/O port D, then:

- ___ we set the data-direction for each bit (input or output) by an appropriate value stored in the PINPUT and PORTD registers.
- ___ **we set the data-direction for each bit (input or output) by an appropriate value written the DDRD register.**
- ___ we read values from the port by reading from the PINPUT register.
- ___ we read values from the port by reading from the PORT register.
- ___ None of the above.

Question 7: The most negative value (i.e. furthest to the left on the number line) that can be represented using a seven-bit two's complement number is:

- ☒ 0b1000000
- ☐ 0b0111111
- ☐ -128
- ☐ -63
- ☐ None of the above.

Question 8: The most positive value that can be represented using a six-bit two's complement number is:

- ☐ 0b100000
- ☒ 0b011111
- ☐ 32
- ☒ 31
- ☐ None of the above.

Question 9: The *fetch-decode-execute* cycle:

- ☐ Describes the steps taken when the assembler generates a sequence of fet, dec, and exe instructions that appear in a loop.
- ☒ Permits the AVR mega2560 to fetch and decode an instruction in one cycle, and to execute it in the next cycle(s).
- ☐ Permits the AVR mega2560 to read the instruction from data memory, and then write the results to program memory.
- ☐ Is another name for the meaning of the fde instruction .
- ☐ None of the above.

Question 10: A *little-endian* computer system:

- ___ means that the system always addresses memory as *biwords*.
- ___ stores the more-significant bytes of a 32-bit integer at lower-numbered addresses than the less-significant bytes.
- ___ is another way of saying that a system uses the Harvard machine architecture.
- ___ stores bytes for a 32-bit integer in an order reversed to that of a *big-endian* system.
- ___ None of the above.

Question 11: The AVR architecture's *pseudo-registers* X, Y, and Z:

- ___ actually refer to specific pairs of general-purpose registers.
- ___ actually refer to memory-addressed I/O ports.
- ___ can be allocated as needed to any pair of registers (e.g. X to point to r13:r12, for some assembly-language program).
- ___ may be used to hold unsigned 32-bit integers, signed 32-bit integers, or 32-bit memory addresses.
- ___ None of the above.

Question 12: The *Z flag* within the AVR status register:

- ___ can be directly set with the status register via the `ser` instruction.
- ___ is used by some branch instructions.
- ___ is used by the `rjmp` instruction.
- ___ is set as a result of using the `clr` instruction.
- ___ None of the above.

Section B (20 marks): One question

Question 13: Consider the following program written in AVR assembler:

```
.cseg
.org 0

start:    ldi r16, 0b00010111
          clr r17
labelZ:   add r16, r16
          dec r18
          inc r17
          cpi r17, 0x03
          brne labelZ
spin:     rjmp spin
```

- a) How many executions occur for the `inc r17` instruction? *Explain your answer.*
[4 marks]

It is incremented three times – moving from 0 up to and including 3 (0 → 1, 1 → 2, 2 → 3. Once `cpi r17, 0x03` is encountered with `r17` equal to 3, the `brne` is not longer taken.

- b) What is the value in `r16` when the program reaches the instruction `rjmp stop`?
Explain your answer, showing both hexadecimal and 8-bit twos-complement.
[10 marks]

The initial value of `r16` is 23; each time through the `labelZ` loop, `r16` is added to itself – so first time through `r16` goes from 23 to 46; second time through is goes from 46 to 92; and last time through it goes from 92 to 184.

Final value is 184. which is 0xB8. As 0xB8 is 0b10111000, using the sign rule produces 0b01001000 – which means the value is equivalent to -72 in eight-bit two's complement.

- c) How would you modify the end of this program such that the value in `r16` would be stored at the highest address in SRAM? Answer this by providing the AVR assembler lines needed before or after (or both!) the `rjmp stop` line. *Explain your answer, and clearly describe any assumptions you are making.*
[6 marks]

The highest location in RAM is `0x21ff` (or equivalently, `RAMEND`)

Therefore replace the last line of the code on the previous page with:

```
        ldi r31, HIGH(RAMEND)
        ldi r30, LOW(RAMEND)
        st Z, r16
stop:    rjmp stop      ; Yes, many of you noticed the typo
                        ; confusing spin & stop
```

(There are many possible correct answers.)

Section C (20 marks): Two questions

Question 14: 10 marks

Consider the following instruction:

`cp r26, r9`

Using the information provided to you in the “AVR Architecture Reference Booklet” that comes with this exam, what is the encoding of this instruction?

*Your answer must not only show all work but also explain how you arrived at your answer. **An answer consisting of only the bits of the encoded instruction will receive a mark of zero.***

Note: When preparing the AVR Instruction Reference guide for the exam, I neglected to include this instruction. I have already explained my reasoning for therefore giving this question zero weight (i.e., I will ask a similar question in midterm #2, but will not mark or otherwise give marks for this question 14).

Question 15: 10 marks

Consider the following encoding of an instruction:

0x1ed3

Using the information provided to you in the “AVR Architecture Reference Booklet” that comes with this exam, what is the actual AVR instruction (i.e. mnemonic plus argument)?

*Your answer must not only show all work but also explain how you arrived at your answer (such as bits for k, r, and d as needed). **An answer consisting of only the AVR instruction will receive a mark of zero.***

The first step is to view the binary representation of the 16-bit opcode

0b0001 1110 1101 0011

So which instruction is it? There is a single instruction in the AVR booklet that begin with 0b0001: ADC.

ADC has the format:

0b0001 11rd dddd rrrr

and re-writing our sequence (i.e. bolding or underlining the necessary bits) for d gives us:

0b0001 1110 **1101** 0011

So it appears that the destination register is 0b01101 is 13; and bolding the necessary bits for r gives us:

0b0001 1110 1101 **0011**

So it appears the other register is 19, resulting in the following instruction:

ADC R13, R19

(This page intentionally left blank.)