Papco.

Date			haaderima!	/ deamal			
a for	SRAM	2 : sta	rt : 280. H	1.24			
			L : 2FFFH	12 287			
start		lo loso		AB AIZ AIL			
CAID.	• 0 0		mu m				
			hexa oleaina 1				
for	SR AM 3		t: 3000H				
	-		: 37FF H	A			
stowt	: 00	11 4000 0	000	/ / 0			
	• 0	11 0 111 +					
			hexadecimas o	Jecimen 1			
for	SRAML	: start :	3800 H	4 336			
		end:	3FFFH 1	6 383			
start	:00[1]		A8	Au Ail			
end	1	1 1111 11		111			
,				1 -			
SR كوأر	AM I 4	EPROMO	ر را در در مادر می روم اد	AB , AR , AII			
•	•	J.		<i>y</i>			
A 12	Aız	Au	y	3 Y4 Y5 Y6 Y7			
			10 11 12 1	3 14 15 16 17			
		٥	0 1 1	1 2100			
0	0			The state of the s			
0	o						
			1 1 1 1 1 1 1 1 1				
	0	0					
0	0	0					
	0	0					

Table 9. Programming Mode AC Characteristics (1) $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6\text{V} \pm 0.25\text{V}; \, V_{PP} = 12.5\text{V} \pm 0.3\text{V})$

Symbol	Alt	Parameter	Test Condition	Min	Max	Units
t _{AVPL}	tas	Address Valid to Program Low		2		μs
tovpl	tos	Input Valid to Program Low		2		μs
typhpl	typs	V _{PP} High to Program Low		2		μs
tvcHPL	tvcs	V _{CC} High to Program Low		2		μs
telpl	t _{CES}	Chip Enable Low to Program Low		2		μs
t _{PLPH}	tpw	Program Pulse Width (Initial)	Note 2	0.95	1.05	ms
tрцрн	topw	Program Pulse Width (Overprogram)	Note 3	2.85	78.75	ms
t _{PHQX}	t _{DH}	Program High to Input Transition		2		μs
taxar	toes	Input Transition to Output Enable Low		2		μs
t _{GLQV}	toe	Output Enable Low to Output Valid			150	ns
t _{GHQZ} (4)	t _{OFP}	Output Enable High to Output Hi-Z		0	130	ns
t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		n s

Notes: 1. Vcc must be applied simultaneously with or before Vpp and removed simultaneously or after Vpp.
2. The Initial Program Pulse width tolerance is 1 ms ± 5%.
3. The length of the Over-program Pulse varies from 2 85 ms to 78.95 ms, depending of the multiplication value of the iteration counter.
4. Sampled only, not 100% tested

Table 7B. Read Mode AC Characteristics (1) (T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%; V_{PP} = V_{CC})

Symbol	Alt	Parameter	Test Condition	M2764A					
					-3		Unit		
				Min	Max	Min	Max	1	
tavov	tacc	Address Valid to Output Valid	E=V _{IL} , G=V _{IL}		300		450	ns	
tELQV	tcE	Chip Enable Low to Output Valid	G = V _{IL}		300		450	ns	
t _{GLQV}	toE	Output Enable Low to Output Valid	E = V _{IL} ,	120			150	ns	
t _{EHQZ} (2)	tor	Chip Enable High to Output Hi-Z	G = VIL	0	105	0	130	ns	
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	105	0	130	ns	
taxax	tон	Address Transition to Output Transition	E = V _{IL} , G = V _{IL}	0		0		ns	

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested.

Table 7A. Read Mode AC Characteristics $^{(1)}$ (T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 5V \pm 5% or 5V \pm 10%; V_{PP} = V_{CC})

Symbol	Alt	Parameter	Test Condition	M2764A						
				-1		-2, -20		blank, -25		Unit
				Min	Max	Min	Max	Min	Max	
tavav	tacc	Address Valid to Output Valid	E = V _{IL} , G = V _{IL}		180		200		250	ns
t _{ELQV}	tcE	Chip Enable Low to Output Valid	G = V _{IL}		180		200		250	ns
tgLav	toE	Output Enable Low to Output Valid	E = V _{IL}		65		75		100	ns
t _{EHQZ} (2)	tor	Chip Enable High to Output Hi-Z	G = V _{IL}	0	55	0	55	0	60	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	55	0	55	0	60	ns
taxox	tон	Address Transition to Output Transition	Ē = V _{IL} , G = V _{IL}	0		0		0		ns

