Preferred Device

Sensitive Gate Triacs

Silicon Bidirectional Thyristors

Designed primarily for full-wave ac control applications, such as light dimmers, motor controls, heating controls and power supplies; or wherever full-wave silicon gate controlled solid-state devices are needed. Triac type thyristors switch from a blocking to a conducting state for either polarity of applied anode voltage with positive or negative gate triggering.

- Sensitive Gate Triggering Uniquely Compatible for Direct Coupling to TTL, HTL, CMOS and Operational Amplifier Integrated Circuit Logic Functions
- Gate Triggering 4 Mode 2N6071A,B, 2N6073A,B, 2N6075A,B
- Blocking Voltages to 600 Volts
- All Diffused and Glass Passivated Junctions for Greater Parameter Uniformity and Stability
- Small, Rugged, Thermopad Construction for Low Thermal Resistance, High Heat Dissipation and Durability
- Device Marking: Device Type, e.g., 2N6071A, Date Code

MAXIMUM RATINGS (T_{.J} = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
*Peak Repetitive Off-State Voltage(1) (T _J = -40 to 110°C, Sine Wave, 50 to 60 Hz, Gate Open) 2N6071A,B 2N6073A,B 2N6075A,B	VDRM, VRRM	200 400 600	Volts
*On-State RMS Current (T _C = 85°C) Full Cycle Sine Wave 50 to 60 Hz	IT(RMS)	4.0	Amps
*Peak Non-repetitive Surge Current (One Full cycle, 60 Hz, T _J = +110°C)	ITSM	30	Amps
Circuit Fusing Considerations (t = 8.3 ms)	l ² t	3.7	A ² s
*Peak Gate Power (Pulse Width ≤ 1.0 μs, T _C = 85°C)	PGM	10	Watts
*Average Gate Power (t = 8.3 ms, T _C = 85°C)	P _G (AV)	0.5	Watt
*Peak Gate Voltage (Pulse Width ≤ 1.0 μs, T _C = 85°C)	V _{GM}	5.0	Volts
*Operating Junction Temperature Range	TJ	-40 to +110	°C
*Storage Temperature Range	T _{stg}	-40 to +150	°C
Mounting Torque (6-32 Screw)(2)	_	8.0	in. lb.

^{*}Indicates JEDEC Registered Data.

- (1) VDRM and VRRM for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.
- (2) Torque rating applies with use of a compression washer. Mounting torque in excess of 6 in. lb. does not appreciably lower case-to-sink thermal resistance. Main terminal 2 and heatsink contact pad are common.



ON Semiconductor

http://onsemi.com

TRIACS 4 AMPERES RMS 200 thru 600 VOLTS





TO-225AA (formerly TO-126) CASE 077 STYLE 5

PIN ASSIGNMENT				
1	Main Terminal 1			
2	Main Terminal 2			
3	Gate			

ORDERING INFORMATION

Device	Package	Shipping
2N6071A	TO225AA	500/Box
2N6071B	TO225AA	500/Box
2N6073A	TO225AA	500/Box
2N6073B	TO225AA	500/Box
2N6075A	TO225AA	500/Box
2N6075B	TO225AA	500/Box

Preferred devices are recommended choices for future use and best overall value

THERMAL CHARACTERISTICS

Characteristic		Max	Unit
*Thermal Resistance, Junction to Case	R _{θJC}	3.5	°C/W
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	75	°C/W
Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds	TL	260	°C


$\textbf{ELECTRICAL CHARACTERISTICS} \ (T_{C} = 25^{\circ}\text{C unless otherwise noted}; \ \text{Electricals apply in both directions})$

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS		•				
*Peak Repetitive Blocking Current (V _D = Rated V _{DRM} , V _{RRM} ; Gate Open)	T _J = 25°C T _J = 110°C	I _{DRM} , I _{RRM}	_		10 2	μA mA
ON CHARACTERISTICS		•				•
*Peak On-State Voltage ⁽¹⁾ (I _{TM} = ±6 A Peak)		V _{TM}		_	2	Volts
*Gate Trigger Voltage (Continuous dc) (Main Terminal Voltage = 12 Vdc, R _L = 100 Ohms, T _J = -4 All Quadrants	.0°C)	V _{GT}	_	1.4	2.5	Volts
Gate Non-Trigger Voltage (Main Terminal Voltage = 12 Vdc, R _L = 100 Ohms, T _J = 110 All Quadrants	0°C)	V _{GD}	0.2	_	_	Volts
*Holding Current (Main Terminal Voltage = 12 Vdc, Gate Open, Initiating Current = ± 1 Adc)	(T _J = -40°C (T _J = 25°C)	IH		_	30 15	mA
Turn-On Time (I _{TM} = 14 Adc, I _{GT} = 100 mAdc)		^t gt	_	1.5	_	μs
		•		QUAD (Maximu		
	Туре	IGT @ T _J	I mA	II mA	III mA	IV mA
Gate Trigger Current (Continuous dc)	2N6071/		5	5	5	10
(Main Terminal Voltage = 12 Vdc, R _L = 100 ohms)	2N6073/ 2N6075/	4000	20	20	20	30
	2N6071E 2N6073E		3	3	3	5
2N6075B		-40°C	15	15	15	20
DYNAMIC CHARACTERISTICS						
Critical Rate of Rise of Commutation Voltage @ V _{DRM} , T _J = 85°C, Gate Open, I _{TM} = 5.7 A, Exponentia Commutating di/dt = 2.0 A/ms	ıl Waveform,	dv/dt(c)	_	5	_	V/µs

^{*}Indicates JEDEC Registered Data.

⁽¹⁾ Pulse Test: Pulse Width \leq 2.0 ms, Duty Cycle \leq 2%.

SAMPLE APPLICATION: TTL-SENSITIVE GATE 4 AMPERE TRIAC TRIGGERS IN MODES II AND III




Trigger devices are recommended for gating on Triacs. They provide:


- 1. Consistent predictable turn-on points.
- 2. Simplified circuitry.
- 3. Fast turn-on time for cooler, more efficient and reliable operation.

Voltage Current Characteristic of Triacs (Bidirectional Device)

Symbol	Parameter
V _{DRM}	Peak Repetitive Forward Off State Voltage
IDRM	Peak Forward Blocking Current
VRRM	Peak Repetitive Reverse Off State Voltage
IRRM	Peak Reverse Blocking Current
VTM	Maximum On State Voltage
lΗ	Holding Current



Quadrant Definitions for a Triac



All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.

SENSITIVE GATE LOGIC REFERENCE

IC Logic	Firing Quadrant			
Functions	I	Ш	III	IV
TTL		2N6071A Series	2N6071A Series	
HTL		2N6071A Series	2N6071A Series	
CMOS (NAND)	2N6071B Series			2N6071B Series
CMOS (Buffer)		2N6071B Series	2N6071B Series	
Operational Amplifier	2N6071A Series		·	2N6071A Series
Zero Voltage Switch		2N6071A Series	2N6071A Series	·




Figure 1. Average Current Derating




Figure 2. RMS Current Derating




Figure 3. Power Dissipation




Figure 4. Power Dissipation




Figure 5. Typical Gate-Trigger Voltage




Figure 6. Typical Gate-Trigger Current




Figure 7. Maximum On-State Characteristics

Figure 9. Maximum Allowable Surge Current





Figure 10. Thermal Response

PACKAGE DIMENSIONS

TO-225AA (formerly TO-126) CASE 077-09 **ISSUE W**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.425	0.435	10.80	11.04
В	0.295	0.305	7.50	7.74
С	0.095	0.105	2.42	2.66
D	0.020	0.026	0.51	0.66
F	0.115	0.130	2.93	3.30
G	0.094 BSC		2.39	BSC
Н	0.050	0.095	1.27	2.41
J	0.015	0.025	0.39	0.63
K	0.575	0.655	14.61	16.63
M	5° TYP		5°TYP	
Q	0.148	0.158	3.76	4.01
R	0.045	0.065	1.15	1.65
S	0.025	0.035	0.64	0.88
U	0.145	0.155	3.69	3.93
V	0.040		1.02	

STYLE 5: PIN 1. MT 1 2. MT 2 3. GATE

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time) Email: ONlit–german@hibbertco.com

rench Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore:

001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.