

CSC258 PRELAB #4

Tingfeng Xia

October 6, 2019

PART I

1. Here is my logic gate level schematic
-
-
4. To avoid uncertainty, we shall avoid any case where $Clk \leftarrow 0$ at initial state. Since D is unspecified, the behavior of the circuit can be unpredictable.

PART II

- 1.