2D convolution with linebuffer

> Introduction

This example is a 2D convolution implemented using hls::streams and a line buffer to conserve resources. With HLS, we can quickly do an implementation on FPGA.

Solution 1 - using frame buffer


The input is passed in with const T datatype, which is implemented by HLS with a frame buffer

Utilization Estimates Summary BRAM_18K DSP48E FF LUT URAM Name DSP Expression 0 56 FIFO 0 35 308 0 22 3142 Instance 2632 4096 0 Memory 64 0 Multiplexer 72 Register 11 4096 2742 Total 22 3578 0 Available 106400 53200 280 220 0 Utilization (%) 1462 10 2 0 6

the utilization of RAM explodes.

➢ Solution 2 - using line buffer

The solution is to ensure that data_out and data_in should be accessed as few times as possible. The ideal case is of course that every position gets accessed just once during the whole execution. Luckily, this can be done by using two cooperating data structures: a line buffer and a window.



The figure above shows how the input pixels are stored at any point in time for a 3*3 window. The line buffer has dimensions 2*width and serves as sort of a cache that fits just enough elements to fill the rightmost column of the window when it shifts at every new iteration. As such, only one new input pixel has to be read from the I/O port into the window on every clock cycle.

The input is passed in with hls::stream<T> datatype, which is implemented by HLS with line buffers

```
static void convolution_strm(int width, int height,

hls::stream<T> &src, hls::stream<T> &dst,

const T *hcoeff, const T *vcoeff)

f
```

C-sim

Synthesis

Utilization Estimates

■ Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	34	-
FIFO	0	-	50	440	-
Instance	44	48	8187	4360	0
Memory	-	-	-	-	-
Multiplexer	-	-	-	36	-
Register	-	-	6	-	-
Total	44	48	8243	4870	0
Available	280	220	106400	53200	0
Utilization (%)	15	21	7	9	0

Co-sim

<Optimization- pipeline>

Without pipeline

■ Latency (clock cycles)

□ Summary

Late	ency	Inte		
min max		min	max	Туре
2203681	2203681	2203681	2203681	none

Detail

■ Instance

■ Loop

	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- HConvH	2203680	2203680	9182	-	-	240	no
+ HConvW	9180	9180	68	-	-	135	no
++ HConv	66	66	6	-	-	11	no

With pipeline

■ Latency (clock cycles)

■ Summary

Late	ncy	Inte		
min	max	min	max	Туре
32411	32411	32411	32411	none

□ Detail

■ Instance

■ Loop

	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- HConvH_HConvW	32406	32406	8	1	1	32400	yes

After add pipeline pragma, we can have a much lower latency

<Optimization – loop dependence>

Dependency analysis may be too conservative, so we can clarify the dependence

```
VConvH:for(int col = 0; col < height; col++) {

#pragma HLS LOOP_TRIPCOUNT min=240 max=240

VConvW:for(int row = 0; row < vconv_xlim; row++) {

#pragma HLS LOOP_TRIPCOUNT min=135 max=135

#pragma HLS DEPENDENCE variable=linebuf inter false
```

<Optimization- array partition>

Without array partition

□ Latency (clock cycles)

Su	m	m	a	ry

Late	ency	Inte		
min	min max		max	Type
324011	324011	324011	324011	none

Do array partition on line buffer can reduce lots of latency of a loop

```
static T linebuf[K - 1][MAX_IMG_COLS];
hls::stream<T> vconv("vconv");
const int vconv_xlim = width - (K - 1);
// Line-buffer for border pixel replication
T borderbuf[MAX_IMG_COLS - (K - 1)];
#pragma HLS ARRAY_PARTITION variable=linebuf dim=1 complete
```

□ Latency (clock cycles)


Summary

Late	ncy	Inte		
min	max	min	min max	
32414	32414	32414	32414	none

Detail

■ Loop

	Latency			Initiation Interval			
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- VConvH_VConvW	32409	32409	11	1	1	32400	yes



<Optimization-fixedtype>

The original code uses unsiged 32 integer for coefficients and accumulators. Here you will use the ap_fixed<16,9> type, representing a 9-bit signed integer with seven decimal bits. This type was chosen because it improves performance and resource utilization, while maintaining the necessary precision for the application.

Include the 'ap fixed.h' header at the top of the file.

```
53 #include "ap fixed.h"
```

Create a typedef for a fixed point type that maps to 'ap fixed<16,9>'.

```
62 typedef ap_fixed<16,9> data_t;
```

Utilization Estimates

☐ Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	34	-
FIFO	0	-	50	408	-
Instance	22	26	4642	3250	0
Memory	-	-	-	-	-
Multiplexer	-	-	-	36	-
Register	-	-	6	-	-
Total	22	26	4698	3728	0
Available	280	220	106400	53200	0
Utilization (%)	7	11	4	7	0

□ Detail

<Final version of all optimization included>

C-sim

Synthesis

Utilization Estimates

■ Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	-	0	34	-
FIFO	0	-	50	408	-
Instance	22	26	4642	3250	0
Memory	-	-	-	-	-
Multiplexer	-	-	-	36	-
Register	-	-	6	-	-
Total	22	26	4698	3728	0
Available	280	220	106400	53200	0
Utilization (%)	7	11	4	7	0

□ Detail

Co-sim


```
//
// RTL Simulation: "Inter-Transaction Progress" ("Intra-Transaction Progress") @ "Simulation Time"
/// RTL Simulation: 0 / 1 [m/a] @ "17000
// RTL Simulation: 0 / 1 [m/a] @ "17000
// RTL Simulation: 1 / 1 [m/a] @ "240396000
// RTL Simulation: 1 / 1 [m/a] @ "240396000
// RTL Simulation: 1 / 1 [m/a] @ "240396000
// RTL Simulation: 1 / 1 [m/a] @ "240396000
// RTL Simulation: 1 / 1 [m/a] @ "2403296000
// RTL Simulation: 1 / 1 [m/a] @ "2403296000
// RTL Simulation: 1 / 1 [m/a] @ "2403296000
// RTL Simulation: 1 / 1 [m/a] @ "2403296000
// RTL Simulation: 1 [m/a] @ "2403296000
// RTL Simulation: 2 [m/a] @ "1700000000
// RTL Simulation Progress
// RTL Simulation Pro
```

System level bring-up (Pynq or U50)

Code modification

If there're stream interface in the design, the PS to kernel function may require a master to stream conversion, which require DMA.

The DMA has an AXI lite control interface, and a read and write channel which consist of a AXI master port to access the memory location, and a stream port to connect to an IP.



The read channel will read from PS DRAM, and write to a stream. The write channel will read from a stream, and write back to PS DRAM.

Note that the DMA expects any streaming IP connected to the DMA (write channel) to set the AXI TLAST signal when the transaction is complete. If this is not set, the DMA will never complete the transaction. This is important when using HLS to generate the IP - the TLAST signal must be set in the C code.

Due to the DMA IP in vivado have a TLAST signal, so you need to use ap_axiu datatype, which contain data, keep, last signals etc.

```
typedef ap_axiu<32,1,1,1> value_t;
typedef hls::stream<value_t> AXI_STREAM;
```

Inside kernel function

Create valTemp as ap_axiu datatype, and then read in source, and assign to in val.

```
HConvH:for(int col = 0; col < height; col++) {

#pragma HLS LOOP_TRIPCOUNT min=240 max=240

HConvW:for(int row = 0; row < width; row++) {

#pragma HLS LOOP_TRIPCOUNT min=135 max=135

#pragma HLS PIPELINE

value_t valTemp = src.read();

T in_val = valTemp.data;
```

After computation,

Create valTempOut as ap_axiu datatype to store output

```
value_t valTempOut;

//Handle border by replicating the exact same pixels as orig, but in

// a single loop taking the minimum (height*width) number of cycles

bool sof = 1;

Representation (int i = 0; i < height; i+t) {
```

Furthermore, pull up the TLAST signal in kernel function in order to let the write dma detect the TLAST signal.

```
=> assign valTempOut.last = 1
```

If necessary, assign .user, .keep signals...etc. also!


```
239
240
241
241
242
242
243
244
245
244
246
247
246
247
248
247
248
250
250
251
251
252
253
254
255
256
257
258
260
3


valTempOut.keep = -1;
if (sof) {
    valTempOut.user = 1;
    sof = 0;
    valTempOut.user = 0;
    valTempOut.data = pix_out;
    if (i==(height-1) && j==(width-1))
    {
        valTempOut.last = 1;
    }
    }
250
251
252
253
254
255
255
256
257
258
257
258
259
3
260
3
```

Check the block diagram, you should have the corresponding interface.

Debugging skills:

Open synthesis => set up debug you can check whether all signals on the interface is defined.





Host program

Program to FPGA

```
ol = Overlay("/home/xilinx/IPBitFile/yclin/conv_desing.bit")
ipConv = ol.filter11x11_strm_0
ipDMAin = ol.axi_dma_0
ipDMAout = ol.axi_dma_1
```

Allocate buffer

```
inBuffer0 = allocate(shape=(numSamples,), dtype=np.uint32)
outBuffer0 = allocate(shape=(numSamples,), dtype=np.uint32)
for i in range(numSamples):
    inBuffer0[i] = src[i]
```

Run and check DMA status

```
ipConv.write(0x10, int(TEST_IMG_COLS))
ipConv.write(0x18, int(TEST_IMG_ROWS))
ipConv.write(0x00, 0x01)
ipDMAin.sendchannel.transfer(inBuffer0)
ipDMAout.recvchannel.transfer(outBuffer0)
ipDMAin.sendchannel.wait()
ipDMAout.recvchannel.wait()
```

```
finished sendchannel.transfer finished recvchannel.wait finished recvchannel.wait

finished recvchannel.wait

Index 0: 2205403455

Index 1: 2205403455

Index 2: 2205403455

Index 3: 2205403455

Index 4: 2205403455

Index 5: 2205403455

Index 6: 2322483390

Index 7: 2366794230

Index 8: 2322483390

Index 9: 2205403455
```

➢ Github submit

https://github.com/tingyungchen/2D convolution with linebuffer