



128
64 b
64
8x
64
64
64
b 1
0 → by to select
1 → bit select
64











64 small box








1 + 3 + 5 + 6 + 8









Register to Register Operation
1
8
7 7 7
9 9 9
2 2 2
parallel enable
OPcode
reg select
mask
pos_sel
A B C


reg1
reg2
reg3
reg select
A e mask
B e mask
B
C e mask
Big box
bit select
dynamic select
Bit Select
dynamic select
Mux
code


reg1
reg2
reg3
A
B
C