



S310 nRF51422

Concurrent ANT™ and *Bluetooth®* Low Energy SoftDevice

SoftDevice Specification v2.0

Key Features

- Advanced ANT stack
 - Simple to complex network topologies:
 - Peer-to-peer, Star, Tree, Star-to-star and more
 - Up to 8 configurable logical channels
 - Broadcast, Acknowledged, and Burst Data modes
 - Device search, pairing and proximity support
 - Enhanced ANT features:
 - Advanced Burst Transfer mode (up to 60 kbps)
 - Single channel encryption (AES-128) support
 - Additional networks - up to 8
 - Event Filtering and Selective Data Updates
 - Asynchronous Transmission
 - Fast Channel Initiation
- *Bluetooth®* 4.1 compliant low energy single-mode protocol stack
 - Link layer
 - GAP, L2CAP, ATT, and SM protocols
 - Full SMP support including MITM and OOB pairing
 - GATT Client and Server
 - Concurrent Peripheral and Broadcaster roles
- SoftDevice features
 - Master Boot Record for over-the-air device firmware update
 - Memory isolation between application and protocol stack for robustness and security
 - Thread-safe supervisor-call based API
 - Asynchronous, event-driven behavior
 - No RTOS dependency
 - No link-time dependencies
 - Standard ARM® Cortex™-M0 project configuration for application development
 - Support for multiprotocol operation
 - Concurrent multiprotocol timeslot API
 - Alternate protocol stack in application space

Applications

- Computer peripherals and I/O devices
 - Mouse
 - Keyboard
 - Multi-touch trackpad
- Interactive entertainment devices
 - Remote control
 - 3D glasses
 - Gaming controller
- Personal Area Networks
 - Sport and fitness sensors
 - Monitoring devices
 - Medical devices
 - Healthcare and lifestyle sensors
 - Key fobs and wrist watches
- Remote control toys
- Home automation
- Environment sensor networks
- High density networking and monitoring
- Logistics and goods tracking
- Smart RF tags
- ANT/*Bluetooth®* low energy protocol bridging

Liability disclaimer

Nordic Semiconductor ASA reserves the right to make changes without further notice to the product to improve reliability, function or design. Nordic Semiconductor ASA does not assume any liability arising out of the application or use of any product or circuits described herein.

Life support applications

Nordic Semiconductor's products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Nordic Semiconductor ASA customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nordic Semiconductor ASA for any damages resulting from such improper use or sale.


Contact details

For your nearest distributor, please visit <http://www.nordicsemi.com>.

Information regarding product updates, downloads, and technical support can be accessed through your My Page account on our homepage.

Main office: Otto Nielsens veg 12
7052 Trondheim
Norway
Phone: +47 72 89 89 00
Fax: +47 72 89 89 89

Mailing address: Nordic Semiconductor
P.O. Box 2336
7004 Trondheim
Norway



Document Status

Status	Description
v0.5	This specification contains target specifications for product development.
v0.7	This specification contains preliminary data; supplementary data may be published from Nordic Semiconductor ASA later.
v1.0	This specification contains final product specifications. Nordic Semiconductor ASA reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Revision History

Date	Version	Description
November 2014	2.0	<p>Added content:</p> <ul style="list-style-type: none"> • <i>Chapter 9 “Concurrent Multiprotocol Timeslot API”</i> on page 24. • <i>Appendix A “SoftDevice architecture”</i> on page 64. <p>Updated content:</p> <ul style="list-style-type: none"> • Key Features and Applications on the front page. • <i>Section 1.1 “Documentation”</i> on page 4. • <i>Section 2.2 “Multiprotocol support”</i> on page 5. • <i>Section 3.2.7 “Fast Channel Initiation”</i> on page 8. • <i>Section 4.1 “Profile and service support”</i> on page 10. • <i>Section 4.2 “Bluetooth low energy features”</i> on page 11. • <i>Chapter 5 “SoC library”</i> on page 14. • <i>Chapter 7 “Flash memory API”</i> on page 16. • <i>Chapter 8 “Radio Notification”</i> on page 18. • <i>Chapter 10 “Master Boot Record and Bootloader”</i> on page 35. • <i>Chapter 11 “SoC resource requirements”</i> on page 38. • <i>Chapter 12 “Processor availability and interrupt latency”</i> on page 43. • <i>Chapter 17 “SoftDevice identification and revision scheme”</i> on page 62.
March 2014	1.0	<p>Added content:</p> <ul style="list-style-type: none"> • <i>Chapter 7 “Flash memory API”</i> on page 16. • <i>Chapter 9 “Radio disable API”</i> on page 24. • <i>Chapter 10 “Master Boot Record and Bootloader”</i> on page 35. <p>Updated content:</p> <ul style="list-style-type: none"> • Changed value for RAM when S310 is disabled in <i>Table 23</i> on page 39. • <i>Chapter 8 “Radio Notification”</i> on page 18. • <i>Chapter 11 “SoftDevice performance”</i> on page 28. • <i>Chapter 14 “ANT power profiles”</i> on page 52. • <i>Chapter 16 “ANT/BLE concurrency handling”</i> on page 60.
December 2013	0.7.1	<p>Updated content:</p> <ul style="list-style-type: none"> • Changed values for RAM when S310 is enabled in <i>Table 23</i> on page 39. • Changed all references of nRF51922 to nRF51422.
November 2013	0.7	Preliminary release.

1 Introduction

The S310 SoftDevice is a combined ANT and *Bluetooth®* low energy (BLE) Peripheral protocol stack solution. It provides a full and flexible Application Programming Interface (API) for building concurrent ANT and BLE System on Chip (SoC) solutions. The S310 SoftDevice simplifies combining an ANT or BLE protocol stack and an application on the same CPU, therefore eliminating the need for an added device to support concurrent multiprotocol.

This document contains information about the SoftDevice features and performance.

Note: The SoftDevice features and performance are subject to change between revisions of this document. See *Section 17.2 “Notification of SoftDevice revision updates”* on page 63 for more information. This specification outlines the supported features of a production level SoftDevice. Alpha and beta versions of the SoftDevice may not support all features. To find information on any limitations or omissions, see the SoftDevice release notes, which will contain a detailed summary of the release status.

1.1 Documentation

Below is a list of the core documentation for the SoftDevice.

Document	Description
Appendix A: SoftDevice Architecture	Essential reading for understanding the resource usage and performance related chapters of this document.
nRF51422 Product Specification (PS)	Contains a description of the hardware, modules, and electrical specifications specific to the nRF51422 chip.
nRF51422 Product Anomaly Notification (PAN)	Contains information on anomalies related to the nRF51422 chip.
Bluetooth Core Specification	The <i>Bluetooth Core Specification</i> version 4.1, Volumes 1, 3, 4, and 6 describes <i>Bluetooth</i> terminology which is used throughout the SoftDevice Specification.
ANT Message Protocol and Usage	The <i>ANT Message Protocol and Usage</i> document describes the ANT protocol in detail and is the starting point for understanding everything else. It contains the fundamental knowledge you need in order to develop successfully with ANT.

2 Product overview

This section provides an overview of the SoftDevice.

2.1 SoftDevice

The S310 SoftDevice is a precompiled and linked binary software implementing an 8 channel ANT protocol stack combined with a BLE Peripheral protocol stack for the nRF51422 chip.

The Application Programming Interface (API) is a standard C language set of functions and data types that give the application complete compiler and linker independence from the SoftDevice implementation.

The SoftDevice enables the application programmer to develop their code as a standard ARM® Cortex™-M0 project without needing to integrate with proprietary chip-vendor software frameworks. This means that any ARM® Cortex™-M0 compatible toolchain can be used to develop ANT/ANT+ and *Bluetooth* low energy applications with the SoftDevice.




Figure 1 System on Chip application with the SoftDevice

The SoftDevice can be programmed onto compatible nRF51 Series chips during both development and production.

2.2 Multiprotocol support

The s310 SoftDevice is by default multiprotocol, supporting ANT and BLE stacks running concurrently. In addition to this, the SoftDevice supports both non-concurrent and fully concurrent multiprotocol implementations. For non-concurrent operation, a proprietary 2.4 GHz protocol can be implemented in the application program area and can access all hardware resources when the SoftDevice is disabled. For concurrent multiprotocol operation, with a proprietary protocol running concurrently with the SoftDevice protocol(s), see *Chapter 9 “Concurrent Multiprotocol Timeslot API”* on page 24.

3 ANT protocol stack

The SoftDevice is a fully qualified ANT compliant stack that supports all ANT core functionality, including ANT+ profiles. See <http://thisisant.com> for further information regarding ANT.

Note: ANT+ implementations must pass the ANT+ certification process to receive ANT+ Compliance Certificates.

3.1 Overview

The nRF51 Software Development Kit (SDK) supplements the ANT protocol stack with complete peripheral drivers, example applications, and ANT+ profile implementations.

Note: ANT+ network keys are needed to make ANT+ compliant products. The keys can be obtained by registering as an ANT+ adopter at <http://thisisant.com>.




Figure 2 ANT stack architecture

3.2 ANT profile and feature support

The S310 SoftDevice supports all applicable ANT commands described in the *nRF24AP2 Product specification* (Table 4. ANT message summary supported by nRF24AP2). Profiles and features available in the nRF24AP1 and nRF24AP2 are supported in the S310 SoftDevice. In addition, the SoftDevice includes the following enhanced ANT features described below.

3.2.1 Advanced Burst Transfer

Advanced Burst Transfer is intended to facilitate and improve the ability of devices to transfer information. This is employed primarily in ANT-FS use cases, with an emphasis on longer file transfers. Advanced Burst Transfer improves the efficiency of transferring a file by increasing the transfer speed (up to 60 kbps) while providing greater immunity to RF interference. Burst stalling and adjustable retry mechanisms are introduced to allow greater flexibility of host data source and sink rates.

Note: The peer device must also support this feature to achieve higher transfer rates. This feature is backward compatible with existing burst transfer methods (up to 20 kbps).

3.2.2 Single channel encryption

The ANT channel encryption engine provides the ability for a single channel to transmit and receive data in a secure manner using AES-128. This feature simplifies applications that require data security such as medical and health devices. Broadcast messaging, acknowledged messaging, and burst transfers/advanced burst transfers are supported data communication modes for encryption.

ANT encryption mode allows broadcast data to be received by multiple receivers. Alternatively, point-to-point encrypted links can be created through the use of inclusion/exclusion encryption ID list.

3.2.3 Multiple network keys

For use cases that benefit from transmission of data on multiple networks, the SoftDevice will support use of up to 8 public, private, and/or managed (ANT+) network keys.

3.2.4 Event filtering

Event filtering is provided for the application to avoid or reduce processing of ANT events, in an effort to conserve power consumption and resources. The application can select which event messages to block from the ANT protocol layer to the application.

3.2.5 Selective Data Updates

Selective Data Updates is another feature intended to aid in managing the power consumption of the application. The facility may be used when an application needs to process received messages only if the specified data has changed. This could apply to devices such as display units that update the display only when the displayed data has actually changed, otherwise the display units are asleep. This feature can be enabled for Broadcast messages only or Broadcast and Acknowledged messages. This feature does not apply to Burst Transfers.

3.2.6 Asynchronous Transmission

Asynchronous Transmission introduces the ability for users to initiate transmissions that are not bound by any specified periods or intervals. Asynchronous channels do not need to be opened and are simply initiated by sending data to the channel. Asynchronous channels may be used when user-generated input on a device needs to cause data transmission to a receiver with minimal delay (for example, remote control applications). Receivers must employ scanning channels to effectively use this feature. Broadcast messaging, acknowledged messaging, and burst transfers are supported in this mode.

3.2.7 Fast Channel Initiation

Enabling the Fast Channel Initiation feature allows ANT synchronous transmission channels to skip the search window check, and thereby reduce the latency between channel opening and transmission. A device that skips the search window check increases the likelihood of interference with other transmitting devices and should therefore only be used in environments with few transmitting devices and scenarios where the device opens for a brief period of time and where low latency is required.

4 *Bluetooth* low energy protocol stack

The *Bluetooth* 4.1 compliant low energy Host and Controller embedded in the SoftDevice are fully qualified with multi-role support (Peripheral and Broadcaster). The API is defined above the Generic Attribute Protocol (GATT), Generic Access Profile (GAP), and Logical Link Control and Adaptation Protocol (L2CAP). The SoftDevice allows applications to implement standard *Bluetooth* low energy profiles as well as proprietary use case implementations.

The nRF51 Software Development Kit (SDK) complements the BLE protocol stack with Service and Profile implementations. Single-mode System on Chip (SoC) applications are enabled by the full BLE protocol stack and nRF51xxx integrated circuit (IC).




Figure 3 SoftDevice stack architecture

4.1 Profile and service support

The Profiles and corresponding Services supported by the SoftDevice are shown in *Table 1*.

Adopted Profile	Adopted Services
HID over GATT	HID Battery Device Information
Heart Rate	Heart Rate Device Information
Proximity	Link Loss Immediate Alert TX Power
Blood Pressure	Blood pressure
Health Thermometer	Health Thermometer
Glucose	Glucose
Phone Alert Status	Phone Alert Status
Alert Notification	Alert Notification
Time	Current Time Next DST Change Reference Time Update
Find Me	Immediate Alert
Cycling speed and cadence	Cycling speed and cadence Device information
Running speed and cadence	Running speed and cadence Device information
Location and Navigation	Location and Navigation
Cycling Power	Cycling Power
Scan Parameters	Scan Parameters
	User Data Service

Table 1 Supported profiles and services

Note: Examples for selected profiles and services are available in the nRF51 SDK. See the SDK documentation for details.

4.2 Bluetooth low energy features

The BLE protocol stack in the SoftDevice has been designed to provide an abstract but flexible interface for application development for *Bluetooth* low energy devices. GAP, GATT, SM, and L2CAP are implemented in the SoftDevice and managed through the API. The SoftDevice implements GAP and GATT procedures and modes that are common to most profiles, such as the handling of discovery, connection, pairing, and bonding.

The BLE API is consistent across *Bluetooth* role implementations where common features have the same interface. The following tables describe the features found in the BLE protocol stack.

API Features	Description
Interface to: GATT/GAP/L2CAP	Consistency between APIs including shared data formats.
Attribute Table population and access	Full flexibility to populate the Attribute Table at runtime, attribute removal is not supported.
Asynchronous and event driven	Thread-safe function and event model enforced by the architecture.
Vendor-specific (128 bit) UUIDs for proprietary profiles	Compact, fast, and memory efficient management of 128 bit UUIDs.
Packet flow control	Full application control over data buffers to ensure maximum throughput.

Table 2 API features in the BLE stack

GAP Features	Description
Multi-role: Peripheral and Broadcaster	Broadcaster can run concurrently with a peripheral in a connection.
Multiple bond support	Keys and peer information stored in application space. No restrictions in stack implementation.
Security mode 1: Levels 1, 2, and 3	Support for all levels of SM 1.
User-defined Advertising data	Full control over advertising and scan response data for the application.

Table 3 GAP features in the BLE stack

GATT Features	Description
Full GATT Server	Including Service Changed Support
Support for authorization:	Enables control points Enables freshest data Enables GAP authorization
Full GATT Client	Flexible data management options for packet transmission with either fine control or abstract management
Implemented GATT Sub-procedures	Discover all Primary Services Discover Primary Service by Service UUID Find included Services Discover All Characteristics of a Service Discover Characteristics by UUID Discover All Characteristic Descriptors Read Characteristic Value Read using Characteristic UUID Read Long Characteristic Values Write Without Response Write Characteristic Value Notifications Indications Read Characteristic Descriptors Read Long Characteristic Descriptors Write Characteristic Descriptors Write Long Characteristic Values Write Long Characteristic Descriptors Reliable Writes

Table 4 GATT features in the BLE stack

Security Manager Features	Description
Lightweight key storage for reduced NV memory requirements	Efficient usage of key generation algorithms to minimize memory overheads.
Authenticated MITM (Man in the middle) protection	Protects the bonding procedure against malicious attackers.
Pairing methods: Just works, Passkey Entry, and Out of Band	Full control over the pairing algorithm for strict security requirements.

Table 5 Security Manager (SM) features in the BLE stack

ATT Features	Description
Server protocol	
Client protocol	
Max MTU size 23 bytes	

Table 6 Attribute Protocol (ATT) features in the BLE stack

L2CAP Features	Description
27 byte MTU size	
Low level L2CAP API access	Ability to send arbitrary L2CAP data from the application.

Table 7 Logical Link Control and Adaptation Layer Protocol (L2CAP) features in the BLE stack

Controller, Link Layer Features	Description
Slave role	
Slave connection update	
Encryption	

Table 8 Controller, Link Layer (LL) features in the BLE stack

Proprietary Feature	Description
TX Power control	Access for the application to change TX power settings anytime.
Full Privacy 1.1 support	Synchronous and low power solution for BLE enhanced privacy with hardware-accelerated address resolution for whitelisting.
Master Boot Record (MBR) for Device Firmware Update (DFU)	Enables over-the-air SoftDevice replacement, giving full SoftDevice update capability.

Table 9 Proprietary features in the BLE stack

5 SoC library

The following features ensure the Application and SoftDevice coexist with safe sharing of common SoC resources.

Feature	Description
Mutex	The SoftDevice implements atomic mutex acquire and release operations that are safe for the application to use. Use this mutex to avoid disabling global interrupts in the application, because disabling global interrupts will interfere with the SoftDevice and may lead to dropped packets or lost connections.
NVIC	Gives the application access to all NVIC features without corrupting SoftDevice configurations.
Rand	Provides random numbers from the hardware random number generator.
Power	Access to POWER block configuration while the SoftDevice is enabled: <ul style="list-style-type: none"> • Access to RESETREAS register • Set power modes • Configure power fail comparator • Control RAM block power • Use general purpose retention register • Configure DC/DC converter state: <ul style="list-style-type: none"> • OFF • ON • AUTOMATIC - The SoftDevice will manage the DC/DC converter state by switching it on for all Radio Events and off all other times.
Clock	Access to CLOCK block configuration while the SoftDevice is enabled. Allows the HFCLK Crystal Oscillator source to be requested by the application.
Wait for event	Simple power management call for the application to use to enter a sleep or idle state and wait for an event.
PPI	Configuration interface for PPI channels and groups reserved for an application.
Concurrent Multiprotocol Timeslot API	Schedule other radio protocol activity, or periods of radio inactivity. See <i>Chapter 9 “Concurrent Multiprotocol Timeslot API”</i> on page 24.
Radio notification	Configure Radio Notification signals on ACTIVE and/or nACTIVE. See <i>Chapter 8 “Radio Notification”</i> on page 18.
Block encrypt (ECB)	Safe use of 128 bit AES encrypt HW accelerator.
Event API	Fetch asynchronous events generated by the SoC library.
Flash memory API	Application access to flash write, erase, and protect. Can be safely used during all protocol stack states.
Temperature	Application access to the temperature sensor.
Master Boot Record	The MBR provides support for bootloader implementation and firmware update functions.

Table 10 System on Chip features

6 SoftDevice Manager

The following feature enables the Application to manage the SoftDevice on a top level.

Feature	Description
SoftDevice control API	Control of SoftDevice state through enable and disable. On enable, the low frequency clock source can be selected between the following options: <ul style="list-style-type: none">• RC oscillator• Synthesized from high frequency clock• Crystal oscillator

Table 11 SoftDevice Manager

Note: The BLE and ANT protocols are active when the SoftDevice is in the enabled state where they can be controlled through their respective APIs.

7 Flash memory API

Asynchronous flash memory operations are performed using the SoC library API and provide the application with flash write, flash erase, and flash protect support through the SoftDevice. This interface can safely be used during ANT radio activities and active *Bluetooth* connections.

7.1 ANT

The flash memory access is scheduled between the protocol radio events. For certain memory access operations, the time required may be longer than the time between radio events. In this case, the radio event may be skipped or the flash memory access may be delayed. If the flash operation requires more time than allowed to run concurrently with certain ANT activities, the flash memory access may fail and generate a timeout event: NRF_EVT_FLASH_OPERATION_ERROR. In this case, retry the flash operation.

ANT activity	Flash write
ANT RX Scanning Channel ANT RX Search/Background Search ANT TX/RX Broadcast Messaging ANT TX/RX Acknowledged Messaging	<ul style="list-style-type: none"> Support full flash write size (256 words). Flash timeout event may be generated if critical ANT radio activities need to occur. ANT transmit/receive performance may be impacted if continuous flash write operations are requested.
ANT TX/RX Burst Transfer	<ul style="list-style-type: none"> Maximum recommended flash write size is 64 words. Larger flash writes may result in flash timeout events or burst transfer failures. Continuous flash write activity may result in burst transfers taking up to 2-3 times longer to complete.
ANT activity	Flash erase
ANT RX Scanning Channel ANT RX Search ANT TX/RX Broadcast Messaging ANT TX/RX Acknowledged Messaging	<ul style="list-style-type: none"> Support flash erase attempts. Flash timeout event may be generated if critical radio activities need to occur. ANT transmit/receive performance may be impacted if continuous flash erase operations are requested.
ANT TX/RX Burst Transfer	<ul style="list-style-type: none"> Flash erase not supported. Flash erase attempts may result in flash timeout event or burst transfer failures.

Table 12 Behavior with ANT traffic and concurrent flash write/erase

7.2 BLE

The flash memory access is scheduled in between the protocol radio events. For short connection or advertisement intervals, the time required for the flash memory access may be larger than the connection or advertisement interval. In this case, protocol radio events may be skipped, up to a maximum of three connection events or one advertisement event. The flash memory access may also be delayed slightly to minimize the disturbance of the BLE radio protocol. In some cases as described below, the flash memory access may fail and generate a timeout event: NRF_EVT_FLASH_OPERATION_ERROR. In this case, retry the flash erase or write operation.

BLE activity	Flash write
BLE Connectable Undirected Advertising	Typically allows full write size (256 words) attempts, but shorter write sizes have higher probability of success.
BLE Nonconnectable Advertising	
BLE Scannable Advertising	
BLE Connectable Directed Advertising	Does not allow write attempts while advertising is active (maximum 1.28 seconds). In this case, retrying flash writes will only succeed after the advertising activity has finished.
BLE Connected state	Typically allows full write size (256 words) attempts. May generate flash timeout event: NRF_EVT_FLASH_OPERATION_ERROR if critical radio events need to occur. Critical radio events are expected at connection setup, at connection update, at disconnection and just before supervision timeout. In this case, retry the flash write operation.
BLE activity	Flash erase
BLE Connectable Undirected Advertising	Typically allows flash erase attempts.
BLE Nonconnectable Advertising	
BLE Scannable Advertising	
BLE Connectable Directed Advertising	Does not allow flash erase attempts while advertising is active (maximum 1.28 seconds). In this case, retrying flash erase will only succeed after the directed advertising is finished.
BLE Connected state	Typically allows flash erase attempts. May generate flash timeout event: NRF_EVT_FLASH_OPERATION_ERROR if critical radio events need to occur. Critical radio events are expected at connection setup, at connection update, at disconnection and just before supervision timeout. In this case, retry the flash erase operation.

Table 13 Behavior with BLE traffic and concurrent flash write/erase

8 Radio Notification

Radio Notification is a configurable feature that enables ACTIVE and nACTIVE (nACTIVE) signals from the SoftDevice that notify the application when the radio is in use. The signal is sent using software interrupt, as specified in *Table 26* on page 41.

In order to make sure that the Radio Notification signals behaves in a consistent way, it shall always be configured when the SoftDevice is in an idle state with no protocol stack or other SoftDevice activity in progress. It is therefore recommended to configure the Radio Notification signals directly after the SoftDevice has been enabled.

The ACTIVE signal, if enabled, is sent before the Radio Event starts. The nACTIVE signal is sent at the end of the Radio Event. These signals can be used by the application programmer to synchronize application logic with radio activity. For example, the ACTIVE signal can be used to shut off external devices to manage peak current drawn during periods when the radio is on, or to trigger sensor data collection for transmission in the Radio Event.

Because both ACTIVE and nACTIVE use the same software interrupt, it is up to the application to manage them. If both ACTIVE and nACTIVE are configured ON by the application, there will always be an ACTIVE signal before an nACTIVE signal.

8.1 ANT

It is recommended to use Radio Notification to synchronize application logic with radio activity, but it should not be used to synchronize with packet transfers. Instead, ANT event messages should be used as triggers for data loading. *Figure 4* shows the active signal in relation to ANT radio activities where t_{ndist} is the time between ACTIVE and the first TX or RX activity of an ANT event.




Figure 4 Radio Notifications

Table 14 lists the recommended t_{ndist} values for ANT activities in combination with other scheduler requested activities (for example, flash access/concurrent multiprotocol timeslot usage).

ANT activity	Concurrent operations			
	None	Flash write/erase	Concurrent multiprotocol timeslot scheduling	Flash write/erase + Concurrent multiprotocol timeslot scheduling
All	t_{ndist} • 800 µs • 1740 µs • 2680 µs • 3620 µs • 4520 µs • 5500 µs	t_{ndist} • 800 µs	t_{ndist} • 800 µs	t_{ndist} • 800 µs

Table 14 ANT Radio Notification timing ranges

Extremely fast ANT channel intervals (for example > 200 Hz) may not generate any radio notifications and are treated as one continuous radio event.

The previously supported feature, ANT RFActive Notification, is still available for use through the ANT API set. However, it is recommended that the SoC Radio Notification be used instead due to the following reasons:

- SoC radio notification uses dedicated software interrupt for immediate notification to the application. ANT RFActive Notification uses the ANT event queue for notification and could be subjected to application event processing delay.
- Notifications in concurrent multi-protocol radio solutions are properly handled by the SoC Radio Notification feature. ANT RFActive Notification only applies to ANT radio events.

8.2 BLE

Figure 5 shows the active signal in relation to the Radio Event.




Figure 5 BLE Radio Notification

Many packets can be sent and received in one Radio Event. Radio Notification events will be as shown in **Figure 6**.




Figure 6 BLE Radio Notification, multiple packet transfers

Table 15 describes the notation used in **Figure 5** on page 19 and **Figure 6** on page 20.

Label	Description	Notes
ACTIVE	The ACTIVE signal prior to a Radio Event.	
nACTIVE	The nACTIVE signal after a Radio Event.	
P	CPU processing in the lower stack interrupt between ACTIVE and RX.	The CPU processing may occur anytime, up to t_{prep} before RX.
RX	Reception of packet.	
TX	Transmission of packet.	
t_{ndist}	The notification distance - the time between ACTIVE and first RX/TX in a Radio Event.	This time is configurable by the application developer and can be changed in between Radio Events.
t_{event}	The time used in a Radio Event.	
t_{prep}	The time before first RX/TX to prepare and configure the radio.	The application will be interrupted by the LowerStack during t_{prep} . Note: All packet data to send in an event should be sent to the stack t_{prep} before the Radio starts.
t_p	Time used for preprocessing before the Radio Event.	
$t_{interval}$	Time between Radio Events as per the protocol.	

Table 15 Radio Notification figure labels

Table 16 shows the ranges of the timing symbols in **Figure 5** on page 19. See also **Table 17** on page 23.

Value	Range (μ s)
t_{ndist}	800, 1740, 2680, 3620, 4560, 5500
t_{event}	550 to 4850 - Undirected and scannable advertising, 0 to 31 byte payload, 3 channels 550 to 2250 - Non-connectable advertising, 0 to 31 byte payload, 3 channels 1.28 seconds - Directed advertising, 3 channels 900 to 5400 Slave - 1 to 6 packets RX and TX unencrypted data when connected 1000 to 5800 Slave - 1 to 6 packets RX and TX encrypted data when connected
t_{prep}	290 to 1550
t_p	≤ 150

Table 16 BLE Radio Notification timing ranges

Using the numbers from *Table 16* on page 21, the amount of CPU time available between ACTIVE and a Radio Event is:

$$t_{ndist} - t_P$$

Shown below is the amount of time before stack interrupts begin. Data packets must be transferred to the stack using the API within this time from the ACTIVE signal if they are to be sent in the next Radio Event.

$$t_{ndist} - t_{prep(maximum)}$$

Note: t_{prep} may be greater than t_{ndist} when $t_{ndist} = 800$. If time is required to handle packets or manage peripherals before interrupts are generated by the stack, t_{ndist} should be set greater than 1500.

To maximize the chance that the notification signal is available to the application in the configured time, the following rule is applied:

$$t_{ndist} + t_{event} < t_{interval}$$

The stack will limit the length of a Radio Event (t_{event}), thereby reducing the maximum packets exchanged, to accommodate the selected t_{ndist} . **Figure 7** shows consecutive Radio Events with Radio Notification and illustrates the limitation in t_{event} which may be required to ensure t_{ndist} is preserved.




Figure 7 Consecutive Radio Events with BLE Radio Notification

Table 17 shows the limitation on the maximum number of packets which can be transferred per Radio Event given a t_{ndist} and $t_{interval}$ combination.

t_{ndist}	$t_{interval}$		
	7.5 ms	10 ms	≥ 15 ms
800	6	6	6
1740	5	6	6
2680	4	6	6
3620	3	5	6
4560	2	4	6
5500	1	3	6

Table 17 Maximum packet transfer per BLE Radio Event for given combinations of t_{ndist} and $t_{interval}$.

9 Concurrent Multiprotocol Timeslot API

The Multiprotocol Timeslot API allows an application developer to safely schedule 2.4 GHz proprietary radio usage while the SoftDevice protocol stack is in use by the device. This allows the nRF51 device to be part of a network using the SoftDevice protocol stack and an alternative network of wireless devices at the same time.

The Timeslot feature gives the application access to the radio and other restricted peripherals, which it does by queueing the application's use of these peripherals with those of the SoftDevice. Using this feature, the application can run other radio protocols (third party custom or proprietary protocols running from application space) concurrently with the internal protocol stack(s) of the SoftDevice. It can also be used to suppress SoftDevice radio activity and reserve guaranteed time for application activities with hard timing requirements which cannot be met by using the SoC Radio Notifications.

The Timeslot feature is part of the SoC library. The feature works by having the SoftDevice time-multiplex access to peripherals between the application and itself. Through the SoC API, the application can open a Timeslot session and request timeslots. When a timeslot is granted, the application has exclusive and real-time access to the normally blocked RADIO, TIMER0, CCM, AAR, and PPI (channels 8 – 15) peripherals and can use these freely for the length of the timeslot, see *Table 24 “Hardware access type definitions”* on page 39 and *Table 25 “Peripheral protection and usage by SoftDevice”* on page 40.

9.1 Request types

Timeslots may be requested as *earliest possible*, in which case the timeslot occurs at the first available opportunity. In the request, the application can limit how far into the future the timeslot may be placed. Timeslots may also be requested at a given time. In this case, the application specifies in the request when the timeslot should start and the time is measured from the start of the previous timeslot. Note that the first request in a session must always be *earliest possible* to create the timing reference point for later timeslots. The application may also request to extend an on-going timeslot. Extension requests may be repeated, prolonging the timeslot even further.

Timeslots requested as *earliest possible* are useful for single timeslots and for non-periodic or non-timed activity. Timeslots requested at a given time relative to the previous timeslot are useful for periodic and timed activities; for example, a periodic proprietary radio protocol. Timeslot extension may be used to secure as much continuous radio time as possible for the application; for example, running an “always on” radio listener.

9.2 Request priorities

Timeslots can be requested at either high or normal priority, indicating how important it is for the application to access the specified peripheral. Using normal priority should be considered best practice to minimize the influence of the use of the Multiprotocol Timeslot API on other activities. The high priority should only be used when required, such as for running a radio protocol with certain timing requirements that are not met using normal priority.

9.3 Timeslot length

The length of the timeslot is specified by the application in the request and ranges from 100 µs to 100 ms. Longer continuous timeslots can be achieved by requesting to extend the current timeslot. Successive extensions will give a timeslot as long as possible within the limits set by other SoftDevice activities, up to a maximum of 128 s.

9.4 Scheduling

Timeslots requested by the application are scheduled within the SoftDevice along with the SoftDevice protocol and the Flash API activities.

Whether the timeslot request is granted and access to the peripherals given is based on when the request was made, when the timeslot is wanted, the priority of the request, and the requested length of the timeslot. If the requested timeslot does not collide with other activities, the request will be granted and the timeslot scheduled. If the requested timeslot collides with an already scheduled activity with equal or higher priority, the request will be blocked. If a later arriving activity of higher priority causes a collision, the request will be canceled and the scheduled timeslot revoked. However, a timeslot that has already started cannot be interrupted or canceled. Timeslots requested at high priority will cancel other activities scheduled at lower priorities in case of a collision. Also, requests for short timeslots have a higher probability of succeeding than requests for longer timeslots because shorter timeslots are easier to fit into the schedule.

Note: Radio Notification signals behave the same way for timeslots requested through the Multiprotocol Timeslot interface as for SoftDevice internal activities, see *Chapter 8 “Radio Notification”* on page 18 for more information. If Radio Notifications are enabled, Multiprotocol Timeslots will be notified.

9.5 Performance considerations

Since the Multiprotocol Timeslot API shares core peripherals with the SoftDevice, and are scheduled along with other SoftDevice activities, use of the Timeslot feature may influence SoftDevice performance. Therefore the application configuration of the SoftDevice protocol should be considered when using the Multiprotocol Timeslot API.

In general, all timeslot requests should use the lowest priority to ensure that interruptions to other activity is minimized. In addition, timeslots should be kept as short as possible in order to minimize the impact on the overall performance of the device. Similarly, requesting a shorter timeslot and then extending it gives more flexibility to schedule other activities than requesting a longer timeslot.

For certain radio protocol activities, the use of high priority may be required to allow the requested timeslot to run concurrently and not be consistently blocked.

Table 18 lists the maximum recommended low and high priority timeslot reservation requests that can be made during ANT activities. For low priority timeslot requests, exceeding the maximum recommended timeslot may result in the timeslot request always being blocked or canceled by higher priority ANT radio activities. For high priority timeslot requests, exceeding the recommended values could result in severe ANT activity degradation. High priority requests do not guarantee application timeslots. They are requested at the same default priority level as ANT activities. If the desired application timeslot has already been scheduled by ANT, then the application timeslot request will be blocked. If a higher ANT priority activity requires a timeslot previously scheduled by the application, then the application's timeslot reservation will be canceled.

ANT activity	Maximum recommended timeslot			
	Low priority		High priority	
	One-time	Continuous/periodic	One-time	Continuous/periodic
ANT RX Search / Background Search	Less than Search Interval (default < 5 ms)	Less than Search Interval (default < 5 ms)	Up to 100 ms	Can support up to 100 ms at the cost of ANT search efficiency
ANT RX Scanning Channel	Not supported, always blocked by ANT	Not supported, always blocked by ANT	Up to 100 ms	Can support up to 100 ms at the cost of ANT scan efficiency
ANT TX/RX Broadcast and Acknowledged Messaging	Less than ANT channel period	Less than ANT channel period	Up to 100 ms	Less than ANT channel period
ANT TX/RX Burst Transfer	Not supported, always blocked by ANT	Not supported, always blocked by ANT	Up to 5 ms	Up to 5 ms. Can result in burst transfers taking 2-3 times longer to complete

Table 18 ANT performance considerations

9.6 Multiprotocol timeslot API

A Timeslot session is opened and closed using API calls. Within a session, there is an API call to request timeslots. For communication back to the application the feature will generate events, which are handled by the normal application event handler, and signals, which must be handled by a callback function (the signal handler) provided by the application. The signal handler can also return actions to the SoftDevice. Within a timeslot, only the signal handler is used.

Note: The API calls, events, and signals are only given by their full names in the tables where they are listed the first time. Elsewhere, only the last part of the name is used.

9.6.1 API calls

The following API calls are defined:

API call	Description
sd_radio_session_open()	Open a timeslot session.
sd_radio_session_close()	Close a timeslot session.
sd_radio_request()	Request a timeslot.

Table 19 API calls

9.6.2 Timeslot events

Events come from the SoftDevice scheduler and are used for timeslot session management. Events are received in the application event handler callback function, which will typically be run in App(L) priority, see **Section 12.4 “BLE peripheral performance”** on page 47 and **Section 12.3 “ANT performance”** on page 45.

The following events are defined:

Event	Description
NRF_EVT_RADIO_SESSION_IDLE	Session status: The current timeslot session has no remaining scheduled timeslots.
NRF_EVT_RADIO_SESSION_CLOSED	Session status: The timeslot session is closed and all acquired resources are released.
NRF_EVT_RADIO_BLOCKED	Timeslot status: The last requested timeslot could not be scheduled, due to a collision with already scheduled activity or for other reasons.
NRF_EVT_RADIO_CANCELED	Timeslot status: The scheduled timeslot was preempted by higher priority activity.
NRF_EVT_RADIO_SIGNAL_CALLBACK_INVALID_RETURN	Signal handler: The last signal handler return value contained invalid parameters.

Table 20 Timeslot events

9.6.3 Timeslot signals

Signals come from the peripherals and arrive within a timeslot. Signals are received in a signal handler callback function that the application must provide. The signal handler runs in LowerStack priority, which is the highest priority in the system, see [Section 12.4 “BLE peripheral performance” on page 47](#) and [Section 12.3 “ANT performance” on page 45](#).

Signal	Description
NRF_RADIO_CALLBACK_SIGNAL_TYPE_START	Start of the timeslot. The application now has exclusive access to the peripherals for the full length of the timeslot.
NRF_RADIO_CALLBACK_SIGNAL_TYPE_RADIO	Radio interrupt, for more information, see chapter <i>2.4 GHz radio (RADIO)</i> in the <i>nRF51 Reference Manual</i> .
NRF_RADIO_CALLBACK_SIGNAL_TYPE_TIMERO	Timer interrupt, for more information, see chapter <i>Timer/counter (TIMER)</i> in the <i>nRF51 Reference Manual</i> .
NRF_RADIO_CALLBACK_SIGNAL_TYPE_EXTEND_SUCCEEDED	The latest extend action succeeded.
NRF_RADIO_CALLBACK_SIGNAL_TYPE_EXTEND_FAILED	The latest extend action failed.

Table 21 Timeslot signals

9.6.4 Signal handler return actions

The return value from the application signal handler to the SoftDevice contains an action. The signal handler action return values are:

Return value	Description
NRF_RADIO_SIGNAL_CALLBACK_ACTION_NONE	The timeslot processing is not complete. The SoftDevice will take no action.
NRF_RADIO_SIGNAL_CALLBACK_ACTION_END	The current timeslot has ended. The SoftDevice can now resume other activities.
NRF_RADIO_SIGNAL_CALLBACK_ACTION_REQUEST_AND_END	The current timeslot has ended. The SoftDevice is requested to schedule a new timeslot, after which it can resume other activities.
NRF_RADIO_SIGNAL_CALLBACK_ACTION_EXTEND	The SoftDevice is requested to extend the ongoing timeslot.

Table 22 Signal handler action return values

9.6.5 Ending a timeslot in time

The application is responsible for keeping track of timing within the timeslot and ensuring that the application’s use of the peripherals does not last for longer than the granted timeslot. For these purposes, the application is granted access to the TIMER0 peripheral for the length of the timeslot. This timer is started from zero by the SoftDevice at the start of the timeslot, and is configured to run at 1 MHz. The recommended practice is to set up a timer interrupt that expires before the timeslot expires, with enough time left of the timeslot to do any clean-up actions before the timeslot ends. Such a timer interrupt can also be used to request an extension of the timeslot, but there must still be enough time to clean up if the extension is not granted.

9.6.6 The signal handler runs at LowerStack priority

The signal handler runs at LowerStack priority, which is the highest priority. Therefore, it cannot be interrupted by any other activity. Also, as for the App(H) interrupt, SVC calls are not available in the signal handler. It is a requirement that processing in the signal handler does not exceed the granted time of the timeslot. If it does, the behavior of the SoftDevice is undefined and the SoftDevice may malfunction.

The signal handler may be called several times during a timeslot. It is recommended to use the signal handler only for the real time signal handling. When a signal has been handled, exit the signal handler to wait for the next signal. Processing other than signal handling should be run at lower priorities, outside of the signal handler.

9.7 Timeslot usage examples

In this section we provide several timeslot usage examples and describe the sequence of events within them.

9.7.1 Complete session example

Figure 8 shows a complete timeslot session. In this case, only timeslot requests from the application are being scheduled, there is no SoftDevice activity.

At start, the application calls the API to open a session and to request a first timeslot (which must be of type *earliest*). The SoftDevice schedules the timeslot. At the start of the timeslot, the SoftDevice calls the application signal handler with the START signal. After this, the application is in control and has access to the peripherals. The application will then typically set up TIMER0 to expire before the end of the timeslot, to get a signal that the timeslot is about to end. In the last signal in the timeslot, the application uses the signal handler return action to request a new timeslot 100 ms after the first.

The following timeslots (the middle timeslot in **Figure 8**) are all similar. The signal handler is called with the START signal at the start of the timeslot. The application then has control, but must arrange for a signal to come towards the end of the timeslot. As the return value for the last signal in the timeslot, the signal handler requests a new timeslot using the REQUEST_AND_END action.

Eventually, the application does not require the radio any more. So, at the last signal in the last timeslot, the application returns END from the signal handler. The SoftDevice then sends an IDLE event to the application event handler. The application calls *session_close*, and the SoftDevice sends the CLOSED event. The session has now ended.




Figure 8 Complete session example

9.7.2 Blocked timeslot example

Figure 9 shows a situation in the middle of a session where a requested timeslot cannot be scheduled. At the end of the first timeslot in **Figure 9**, the application signal handler returns a REQUEST_AND_END action to request a new timeslot. The new timeslot cannot be scheduled as requested, because of a collision with an already scheduled SoftDevice activity. The application is notified about this by a BLOCKED event to the application event handler. The application then makes a new request further out in time. This request succeeds (it does not collide with anything), and a new timeslot is scheduled.




Figure 9 Blocked timeslot example

9.7.3 Canceled timeslot example

Figure 10 on page 33 shows a situation in the middle of a session where a requested and scheduled application timeslot is being revoked. The upper part of *Figure 10* on page 33 shows that the application has ended a timeslot by returning the REQUEST_AND_END action, and the new timeslot has been scheduled. The new scheduled timeslot has not been started yet, it is still some time into the future. The lower part of *Figure 10* on page 33 shows the situation some time later. In the meantime, time for a SoftDevice activity of higher priority has been requested internally in the SoftDevice, at a time which collides with the scheduled application timeslot. To accommodate the higher priority request, the application timeslot has been removed from the schedule, and the higher priority SoftDevice activity scheduled instead. The application is notified about this by a CANCELED event to the application event handler. The application then makes a new request further out in time. This request succeeds (it does not collide with anything), and a new timeslot is scheduled.




Figure 10 Canceled timeslot example

9.7.4 Timeslot extension example

Figure 11 shows how an application can use timeslot extension to create long continuous timeslots that will give the application as much radio time as possible while disturbing the SoftDevice activities as little as possible. In the first slot in **Figure 11**, the application uses the signal handler return action to request an extension of the timeslot. The extension is granted, and the timeslot is seamlessly prolonged. The second attempt at extending the timeslot fails, as a further extension would cause a collision with a SoftDevice activity that has been scheduled. Therefore the application does a new request, of type *earliest*. This results in a new radio timeslot being scheduled immediately after the SoftDevice activity. This new timeslot can be extended a number of times.




Figure 11 Timeslot extension example

10 Master Boot Record and Bootloader

The SoftDevice supports the use of a bootloader. A bootloader may be used to update the firmware on the chip. The SoftDevice also contains a Master Boot Record (MBR). The MBR is necessary in order for the bootloader to update the SoftDevice, or to update the bootloader itself. The MBR is a required component in the system. The inclusion of a bootloader is optional.

10.1 Master Boot Record

The Master Boot Record (MBR) module occupies a defined region in flash memory where the System Vector table resides. All exceptions (reset, hard fault, interrupts, SVC) are processed first by the MBR and then forwarded to appropriate handlers (for example bootloader or SoftDevice). The main feature of the MBR is to provide an interface to allow in-system updates of the SoftDevice and bootloader firmware. The MBR is not updated between versions of the SoftDevice, meaning that during an update process, the MBR is never erased. The MBR ensures safe restart of any ongoing update process if an unexpected reset occurs.

10.2 Bootloader

The bootloader is supported and may be used to handle in-system update procedures. A bootloader has access to the full SoftDevice API and can be implemented just as any application that uses a SoftDevice. In particular, the bootloader can make use of the SoftDevice API to enable protocol stack interaction.

The bootloader is supported in the SoftDevice architecture by using a configurable base address for the bootloader in application code space. The base address is configured by setting the UICR.BOOTLOADERADDR register. The bootloader is responsible for determining the start address of the application. It uses `sd_softdevice_vector_table_base_set(uint32_t address)` to tell the SoftDevice where the application starts. The bootloader is also responsible for keeping track of, and verifying the SoftDevice. If an unexpected reset occurs during an update of the SoftDevice, it is the responsibility of the bootloader to detect this and recover.




Figure 12 MBR, SoftDevice, and bootloader architecture

10.3 Master Boot Record (MBR) and SoftDevice reset behavior

Upon system reset, the MBR Reset Handler is run as specified by the System Vector table. The MBR and SoftDevice reset behavior is as follows:

- If an in-system bootloader update procedure is in progress:
 - Then in-system update procedure is run to completion.
 - System is reset.
- Else if SD_MBR_COMMAND_VECTOR_TABLE_BASE_SET has been called previously:
 - Forward interrupts to the parameter given.
 - Run from Reset Handler (defined in vector table at parameter given).
- Else if a bootloader is present:
 - Forward interrupts to the bootloader.
 - Run Bootloader Reset Handler (defined in bootloader vector table at BOOTLOADERADDR).
- Else if a SoftDevice is present:
 - Forward interrupts to SoftDevice.
 - Run SoftDevice Reset Handler (defined in SoftDevice vector table at 0x00001000).
 - In this case, APPLICATION START is hardcoded inside the SoftDevice.
 - SoftDevice run Application Reset Handler (defined in application vector table at APPLICATION START).
- Else system startup error:
 - Sleep forever.

10.4 Master Boot Record (MBR) and SoftDevice initialization

The SoftDevice can be enabled by the bootloader by performing the following in this order:

1. Issue command for MBR to forward interrupts to the SoftDevice using `sd_mbr_command()` with `SD_MBR_COMMAND_INIT_SD`.
2. Issue command for the SoftDevice to forward interrupts to the bootloader using `sd_softdevice_vector_table_base_set(uint32_t address)` with `BOOTLOADERADDR` as parameter.
3. Enable SoftDevice using `sd_softdevice_enable()`.

For a bootloader to transfer execution from itself to the application, the following can be performed:

1. If interrupts have not been forwarded to SoftDevice, issue command for MBR to forward interrupts to SoftDevice using `sd_mbr_command()` with `SD_MBR_COMMAND_INIT_SD`.
2. Ensure SoftDevice is disabled using `sd_softdevice_disable()`.
3. Issue command for the SoftDevice to forward interrupts to the application using `sd_softdevice_vector_table_base_set(uint32_t address)` with `APPLICATION_START` as parameter.
4. Branch to application's reset handler after reading the handler from the Application Vector Table.

11 SoC resource requirements

The SoftDevice and MBR are designed to be installed on a System on Chip (SoC) in the lower part of the code memory space. After a reset, the MBR will use some RAM to store state information. When the SoftDevice is enabled, it uses resources on the chip including RAM and hardware peripherals like the radio. This chapter describes how the MBR and SoftDevice uses resources. The SoftDevice requirements are shown both when enabled and disabled.

11.1 Memory resource map and usage

The memory map for program memory and RAM at run time with the SoftDevice enabled is illustrated in *Figure 13* below. Memory resource requirements, both when the SoftDevice is enabled and disabled, are shown in *Table 23* on page 39. Note the definitions of Region 0 (R0) and Region 1 (R1) are valid only when the CLENR0 and RLENR0 registers are optionally programmed to enable memory protection. See the MPU chapter in the *nRF51 Reference Manual* for more details.




Figure 13 Memory resource map

Flash	S310 Enabled	S310 Disabled
SoftDevice MBR	112 kB ¹ 4 kB	112 kB 4 kB
APP_CODE_BASE	0x0001D000	0x0001D000
RAM	S310 Enabled	S310 Disabled
SoftDevice MBR	9212 bytes (9 kB - 4 bytes) 4 bytes	4 bytes 4 bytes
APP_RAM_BASE	0x20002400	0x20000008
Call stack ²	S310 Enabled	S310 Disabled
Maximum usage	2 kB	0 kB
Heap	S310 Enabled	S310 Disabled
Maximum allocated bytes	0 bytes	0 bytes

1. 1 kB = 1024 bytes.
2. This is only the call stack used by the SoftDevice at run time. The application call stack memory usage must be added for the total call stack size to be set in the user application.

Table 23 S310 Memory resource requirements

11.2 Hardware blocks and interrupt vectors

Table 24 defines access types used to indicate the availability of hardware blocks to the application. **Table 25** on page 40 specifies the access the application has, per hardware block, both when the SoftDevice is enabled and disabled.

Access	Definition
Restricted	Used by the SoftDevice and outside the application sandbox. Application has limited access through the SoftDevice API.
Blocked	Used by the SoftDevice and outside the application sandbox. Application has no access.
Open	Not used by the SoftDevice. Application has full access.

Table 24 Hardware access type definitions

ID	Base address	Instance	Access (SoftDevice enabled)	Access (SoftDevice disabled)
0	0x40000000	MPU	Restricted	Open
0	0x40000000	POWER	Restricted	Open
0	0x40000000	CLOCK	Restricted	Open
1	0x40001000	RADIO	Blocked ¹	Open
2	0x40002000	UART0	Open	Open
3	0x40003000	SPI0/TWI0	Open	Open
4	0x40004000	SPI1/TWI1/SPIS1	Open	Open
...				
6	0x40006000	GPIOTE	Open	Open
7	0x40007000	ADC	Open	Open
8	0x40008000	TIMER0	Blocked ¹	Open
9	0x40009000	TIMER1	Open	Open
10	0x4000A000	TIMER2	Open	Open
11	0x4000B000	RTC0	Blocked	Open
12	0x4000C000	TEMP	Restricted	Open
13	0x4000D000	RNG	Restricted	Open
14	0x4000E000	ECB	Restricted	Open
15	0x4000F000	CCM	Blocked ¹	Open
15	0x4000F000	AAR	Blocked ¹	Open
16	0x40010000	WDT	Open	Open
17	0x40011000	RTC1	Open	Open
18	0x40012000	QDEC	Open	Open
19	00x4001300	LCOMP	Open	Open
20	0x40014000	Software interrupt	Open	Open
21	0x40015000	Radio Notification	Restricted ²	Open
22	0x40016000	ANT/BLE/SoC Events	Blocked	Open
23	0x40017000	Software interrupt	Blocked	Open
24	0x40018000	Software interrupt	Blocked	Open
25	0x40019000	Software interrupt	Blocked	Open
...				
30	0x4001E000	NVMC	Restricted	Open
31	0x4001F000	PPI	Restricted ¹	Open
NA	0x50000000	GPIO	Open	Open
NA	0xE000E100	NVIC	Restricted ³	Open

- Available to the application in Multiprotocol Timeslot API timeslots, see *Chapter 9 “Concurrent Multiprotocol Timeslot API”* on page 24.
- Blocked only when radio notification signal is enabled. See *Table 26* on page 41 for software interrupt allocation.
- Not protected. For robust system function, the application program must comply with the restriction and use the NVIC API for configuration when the SoftDevice is enabled.

Table 25 Peripheral protection and usage by SoftDevice

11.3 Application signals - software interrupts

Software interrupts are used by the SoftDevice to signal a change in events. *Table 26* shows the allocation of software interrupt vectors to SoftDevice signals.

Software interrupt (SWI)	Peripheral ID	SoftDevice Signal
0	20	Unused by the SoftDevice and available to the application.
1	21	Radio Notification - optionally configured through API.
2	22	SoftDevice Event Notification.
3	23	Reserved.
4	24	LowerStack processing - not user configurable.
5	25	UpperStack signaling - not user configurable.

Table 26 Software interrupt allocation

11.4 Programmable Peripheral Interconnect (PPI)

When the SoftDevice is enabled, the PPI is restricted with only some PPI channels and groups available to the application. *Table 27* shows how channels and groups are assigned between the application and SoftDevice.

Note: All PPI channels are available to the application when the SoftDevice is disabled.

PPI channel allocation	SoftDevice enabled	SoftDevice disabled
Application	Channels 0 - 7	Channels 0 - 15
SoftDevice	Channels 8 - 15 ¹	-

Preprogrammed channels	SoftDevice enabled	SoftDevice disabled
Application	-	Channels 20 - 31
SoftDevice	Channels 20 - 31	-

PPI group allocation	SoftDevice enabled	SoftDevice disabled
Application	Groups 0 - 1	Groups 0 - 3
SoftDevice	Groups 2 - 3	-

1. Available to the application in Multiprotocol Timeslot API timeslots, see *Chapter 9 “Concurrent Multiprotocol Timeslot API”* on page 24.

Table 27 PPI channel and group availability

11.5 SVC number ranges

Table 28 shows which SVC numbers an application program can use and which numbers are used by the SoftDevice.

Note: The SVC number allocation does not change with the state of the SoftDevice (enabled or disabled).

SVC number allocation	SoftDevice enabled	SoftDevice disabled
Application	0x00-0x0F	0x00-0x0F
SoftDevice	0x10-0xFF	0x10-0xFF

Table 28 SVC number allocation

11.6 External requirements

For correct operation of the SoftDevice, it is a requirement that the 16 MHz crystal oscillator (16 MHz XOSC) startup time is less than 1.5 ms. The external clock crystal and other related components must be chosen accordingly. Data for the device XOSC input can be found in the product specification for the device.

12 Processor availability and interrupt latency

This chapter documents key SoftDevice performance parameters for processor availability and interrupt latency.

12.1 Interrupt latency due to SoC framework

Latency, additional to ARM® Cortex™ -M0 hardware architecture latency, is introduced by SoftDevice logic to manage interrupt events. This latency occurs when an interrupt is forwarded to the application from the SoftDevice and is part of the minimum latency for each application interrupt. Additional latency is incurred due to interrupt processing and forwarding performed by the Master Boot Record (MBR). The maximum application interrupt latency is dependent on protocol stack activity as described in *Section 12.2 “Processor availability”* on page 44.

Interrupt	CPU cycles	Latency at 16 MHz
Open peripheral interrupt	49	3.1 µs
Blocked or restricted peripheral interrupt (only forwarded when SoftDevice disabled)	67	4.2 µs
Application SVC interrupt	43	2.68 µs

Table 29 Additional latency due to SoftDevice and MBR processing

See *Table 25* on page 40 for open, blocked, and restricted peripherals.

12.2 Processor availability

Appendix A on page 64 describes interrupt management in SoftDevices and is required knowledge for understanding this section.

The SoftDevice protocol stack runs in the LowerStack and UpperStack interrupts. These protocol stack interrupts determine the processor availability and latencies for the interrupts/priorities available to the application - App(H), App(L), and main.

LowerStack processing will determine the processor availability and interrupt latency for App(H) (and all lower priorities), while LowerStack, App(H), and UpperStack processing together will determine the processor availability for App(L) and main context. *Figure 14* illustrates UpperStack activity (API calls) and LowerStack activity (Protocol events) and the time reserved/not reserved for those interrupts.




Figure 14 UpperStack and LowerStack activity

Table 30 describes the terms used for interrupt latency timings.

Parameter	Description
t_{ISR} (LowerStack)	Interrupt processing time in LowerStack. This is the interrupt latency for App(H) (and lower priorities).
t_{nISR} (LowerStack)	Time between LowerStack interrupts. This is the time available to run for App(H) (and lower priorities).
t_{ISR} (UpperStack)	Interrupt processing time in UpperStack. This is the interrupt latency for App(L) and processing latency for main context.
t_{nISR} (UpperStack)	Time between UpperStack interrupts. This is the time available to run for App(L) and main context.

Table 30 SoftDevice interrupt latency definitions

12.3 ANT performance

During ANT protocol events, high priority radio and stack processing activities do not extend across the duration of the event. Due to this, additional processing time is made available to allow time critical application services to be run. This is valuable in cases where frequent radio activity might be required (that is, ANT burst transfers).

12.3.1 ANT protocol event

The breakdown for a single ANT transmit or receive protocol event instance is shown in *Figure 15*.




Figure 15 ANT protocol event

If required, application App(H) priority interrupts may be used. However, the interrupt should not exceed 100 μ s every 500 μ s interval or ANT performance will be adversely affected. If high application interrupts are not needed, all application processes should be run in App(L) and/or MAIN level.

To improve RF transmit integrity, system power changes are prevented during radio transmissions (RADIO START to RADIO END). Applications issuing the SoftDevice wait for event API call will not result in the CPU entering idle/sleep mode until the transmission activity has completed.

ANT radio and stack processing times for all supported ANT activity types in typical use cases with no high application priority interruption are summarized in *Table 31*. High priority application interrupts will directly affect ANT STACK PROCESSING overhead time (t_{ISR_ANT}).

Parameter	Description	Min.	Typ.	Max.
LowerStack				
$t_{ISR_ANT_1}$ (LowerStack)	High priority process – RADIO PREPARE.			167 μ s
$t_{nISR_ANT_1}$ (LowerStack)	Free processing time during RADIO PREPARE and RADIO START.		78 μ s	
$t_{ISR_ANT_2}$ (LowerStack)	High priority process – RADIO START.			30 μ s
$t_{nISR_ANT_2}$ (LowerStack)	Free processing time between RADIO START and RADIO END.		251 μ s	
$t_{ISR_ANT_3}$ (LowerStack)	High priority process – RADIO END.			68 μ s
t_{nISR_ANT3} (LowerStack)	Time between high priority RADIO END and RADIO SCHEDULING process. ¹		189 μ s	
$t_{ISR_ANT_4}$ (LowerStack)	High priority process – RADIO SCHEDULING.			101 μ s
UpperStack				
t_{ISR_ANT} (UpperStack)	Low priority stack process. ¹			310 μ s

1. High priority application processes, App(H), in these regions will delay ANT stack protocol scheduling activities. These application processes should not exceed 100 μ s or else ANT operation for acknowledged and burst transfer messaging will be adversely affected.

Table 31 SoftDevice interrupt latency LowerStack/UpperStack for an ANT protocol event

12.3.2 ANT API calls

The timing for API call handling in the UpperStack is described in *Table 32*.

Parameter	Description	Min.	Typ.	Max.
t_{ISR_API} (UpperStack)	Interrupt processing time for API/SVC Call.			250 μ s ¹
t_{nISR_AP1} (UpperStack)	Time between API interrupts.			Application dependent ²

1. Typical API/SVC calls have execution times less than this specified maximum value except for the following scenarios where it can be delayed up to a maximum for one channel interval:
 - Issuance of SoftDevice disable API call while one or more active ANT channels are running.
 - Issuance of ANT stack reset API call while one or more active ANT channels are running.
2. Calls to the SoftDevice API trigger the UpperStack interrupt.

Table 32 SoftDevice interrupt latency UpperStack for ANT API calls

12.4 BLE peripheral performance

This section describes the processor availability and interrupt latency for the BLE peripheral stack.

During BLE protocol events, LowerStack interrupts are extended by a CPU Suspend state during radio activity to improve link integrity. This means LowerStack interrupts will block application and UpperStack processing during a Radio Activity for a time proportional to the number of packets transferred during the Radio activity period.

12.4.1 BLE peripheral advertising




Figure 16 Advertising

For advertising, the pattern of LowerStack activity is as follows: there is first a Radio prepare, followed by three (or more for directed advertising) instances of Radio activity. The last Radio activity may be followed by UpperStack processing.

Parameter	Description	Nominal
t_{ISR} (LowerStack)	Maximum interrupt latency during Radio activity. Includes the time the CPU is used by the LowerStack for processing and the time the CPU is suspended during Radio activity. The longest radio activity consists of an advertisement packet with maximum data, a scan request, and a scan response with maximum data.	1700 μ s
t_{nISR} (LowerStack)	Minimum time between LowerStack interrupts within an advertisement event. Time within and between advertisement events is application dependent.	150 μ s

Table 33 SoftDevice interrupt latency LowerStack for an advertising event

12.4.2 BLE peripheral connection




Figure 17 Connection

For connection events, the LowerStack activity consists of RadioPrepare followed by Radio activity. The Radio activity may be followed by UpperStack processing.

Parameter	Description	Packets	Nominal
$t_{ISR(\text{lower stack})1}$		1	1180 μs
$t_{ISR(\text{lower stack})2}$	Maximum interrupt latency during Radio Event. Includes the time the CPU is used by the LowerStack for processing and the time the CPU suspended during radio activity. In each case, maximum encrypted packet length in both RX and TX are assumed.	2	2136 μs
$t_{ISR(\text{lower stack})3}$		3	3092 μs
$t_{ISR(\text{lower stack})4}$		4	4048 μs
$t_{ISR(\text{lower stack})5}$		5	5004 μs
$t_{ISR(\text{lower stack})6}$		6	5960 μs
$t_{nISR(\text{lower stack})}$	Minimum time between LowerStack interrupts.	n/a	140 μs

Table 34 SoftDevice interrupt latency LowerStack for a connection event

The data in **Table 34** is for a connection under good conditions. Continued packet loss, clock drift, and other effects may force longer Radio activity and longer LowerStack processing. This may affect the CPU availability and interrupt latency for lower priorities.

12.4.3 API calls

The following table describes the timing for API call handling in the UpperStack.

Parameter	Description	UpperStack		
		Min	Nom	Max
$t_{ISR(upper\ stack)}$	Maximum interrupt processing time	-	-	250 μ s
$t_{nISR(upper\ stack)}$	Minimum time between interrupts			Application dependent. ¹

1. Calls to the SoftDevice API trigger the upper stack interrupt.

Table 35 SoftDevice interrupt latency - UpperStack

12.4.4 CPU utilization in connection

Table 36 shows expected CPU utilization percentages for the UpperStack and LowerStack given a set of typical stack connection parameters.

Note: UpperStack utilization is based only on the processing required to access the GATT attributes and transfer data to and from the application when the data is transferred.

BLE connection configuration	LowerStack	UpperStack	CPU suspend	Remaining
Connection interval 4 s No data transfer	0.01%	0.01%	0.03%	~99%
Connection interval 7.5 ms 4 packet transfer per event	11%	27%	42%	~20%
Connection interval 100 ms 1 packet transfer per event (bidirectional)	0.4%	0.6%	0.7%	~98%

Table 36 Processor usage and remaining availability for example BLE connection configurations

12.5 Concurrent ANT and BLE peripheral performance

Running the ANT and BLE peripheral protocols concurrently may affect processor availability and interrupt latencies. The two protocols are running independently, but with shared scheduling. It is possible for an ANT protocol event to be followed by a BLE peripheral protocol event (and vice versa) in such a way that LowerStack processing in one protocol will be directly followed by LowerStack processing in the other protocol. In such a case, the App(H) interrupt latency will be higher than for a protocol event not followed by an event from the other protocol.

Whether protocol events from the two protocols will follow directly after each other is dependent upon the application, the use case, and how the timings for the two protocols are set up. In general, when running the two protocols concurrently, it should be expected that the total protocol stack resource usage (CPU, radio, and so on) will be higher compared to running only one of the protocols, with a correspondingly smaller fraction of the resources available for the application.

12.6 Performance with Flash memory API and Concurrent Multiprotocol Timeslot API

The LowerStack interrupt is also used by the Flash memory API processing and by the Concurrent Multiprotocol Timeslot API processing. Therefore use of these APIs may affect CPU availability and interrupt latencies for all lower priorities. The effects of this are dependent upon the application and the use case.

13 BLE data throughput

The maximum data throughput limits in *Table 37* apply to encrypted packet transfers. To achieve maximum data throughput, the application must exchange data at a rate that matches on-air packet transmissions and use the maximum data payload per packet.

Protocol	Role	Method	Maximum data throughput
L2CAP		Receive	140 kbps
		Send	140 kbps
		Simultaneous send and receive	130 kbps (each direction)
GATT	Client	Receive Notification	120 kbps
		Send Write command	120 kbps
		Send Write request	10 kbps
		Simultaneous receive Notification and send Write command	100 kbps (each direction)
GATT	Server	Send Notification	120 kbps
		Receive Write command	110 kbps
		Receive Write request	10 kbps
		Simultaneous send Notification and receive Write command	80 kbps (each direction)

Table 37 L2CAP and GATT maximum data throughput

14 ANT power profiles

This chapter provides power profiles for MCU activity during ANT radio events implemented in the SoftDevice. These profiles give a detailed overview of the stages of a radio event, the approximate timing of stages within the event, and how to calculate the peak current draw at each stage using data from the product specification. The CPU profile during the event is shown separately. Currently only the master channel and slave channel profiles are shown. Similar calculations can be extended to other ANT activity modes.

14.1 Master Channel

Radio transmit and receive event occurrence for a single ANT master channel instance is shown in *Figure 18*.




Figure 18 ANT Master Transmit Channel

Stage	Description	Current Calculations ¹
(A)	Preprocessing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$ ²
(B)	Standby + XO ramp	$I_{ON} + I_{RTC} + I_{X32k} + I_{START,X16M}$
(C)	Standby	$I_{ON} + I_{RTC} + I_{X32k} + I_{STBYX,16M}$
(D)	Radio TX Start	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int(I_{START,TX})$
(E)	Radio TX	$I_{ON} + I_{RTC} + I_{X32k} + I_{TX,0dBm} + I_{CPU,Flash}$ ³
(F)	Post-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(G)	Standby	$I_{ON} + I_{RTC} + I_{X32k} + I_{STBYX,16M}$
(H)	Pre-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(I)	Standby	$I_{ON} + I_{RTC} + I_{X32k} + I_{STBYX,16M}$
(J)	Radio RX Start	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int(I_{START,RX})$
(K)	Radio RX	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + I_{RX}$ ⁴
(L)	Post-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(M)	Idle	$I_{ON} + I_{RTC} + I_{X32k}$

1. See the corresponding product specification for the symbol values.
2. Startup transients not included.
3. Application given CPU time to run processing and CPU sleeping is not allowed.
4. Application given CPU time to run processing (account for $\sim I_{CPU,Flash}$ if running).

Table 38 ANT Master Transmit Channel

Note: When using 32k synthesized or 32k RC clock, replace I_{X32k} with $I_{SYNT32k}$ or I_{RC32k} , respectively.

14.2 Slave Receive Channel

A radio receive event occurrence for a single ANT slave channel instance are shown in *Figure 19*.




Figure 19 ANT Slave Receive Channel

Stage	Description	Current Calculations ¹
(A)	Preprocessing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$ ²
(B)	Standby + XO ramp	$I_{ON} + I_{RTC} + I_{X32k} + I_{START,X16M}$
(C)	Standby	$I_{ON} + I_{RTC} + I_{X32k} + I_{STBYX,16M}$
(D)	Radio RX Start	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int(I_{START,RX})$
(E)	Radio RX	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + I_{RX}$ ³
(F)	Post-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(G)	Idle	$I_{ON} + I_{RTC} + I_{X32k}$

1. See the corresponding product specification for the symbol values.
2. Startup current transients not included.
3. Application given CPU time to run processing (account for $\sim I_{CPU,Flash}$ if running).

Table 39 ANT Slave Receive Channel

Note: When using 32 k synthesized or 32 k RC clock, replace I_{X32k} with $I_{SYNT32k}$ or I_{RC32k} , respectively.

15 BLE power profiles

This chapter provides power profiles for MCU activity during *Bluetooth low energy Radio Events* implemented in the SoftDevice. These profiles give a detailed overview of the stages of a Radio Event, the approximate timing of stages within the event, and how to calculate the peak current at each stage using data from the product specification. The LowerStack CPU profile (including CPU activity and CPU suspend) during the event is shown separately. These profiles are based on events with empty packets.

15.1 Connection event

Stage	Description	Current Calculations ¹
(A)	Preprocessing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(B)	Standby + XO ramp	$I_{ON} + I_{RTC} + I_{X32k} + I_{START,X16M}$
(C)	Standby	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M}$
(D)	Radio Start	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int(I_{START,RX})$
(E)	Radio RX	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + I_{RX} + I_{CRYPTO}$
(F)	Radio turn-around	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int(I_{START,TX})$
(G)	Radio TX	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + I_{TX,0dBm} + I_{CRYPTO}$
(H)	Post-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(I)	Idle - connected	$I_{ON} + I_{RTC} + I_{X32k}$

1. See the corresponding product specification for the symbol values.

Table 40 Connection event

Note: When using the 32.768 kHz RC oscillator, I_{RC32k} must be used instead of I_{X32k} .




Figure 20 Connection event

15.2 Advertising event

Stage	Description	Current Calculation ¹
(A)	Pre-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(B)	Standby + XO ramp	$I_{ON} + I_{RTC} + I_{X32k} + I_{START,X16M}$
(C)	Standby	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M}$
(D)	Radio start/switch	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int (I_{START,TX})$
(E)	Radio TX	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + I_{TX,0dBm}$
(F)	Radio turn-around	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + \int (I_{START,RX})$
(G)	Radio RX	$I_{ON} + I_{RTC} + I_{X32k} + I_{X16M} + I_{RX}$
(H)	Post-processing	$I_{ON} + I_{RTC} + I_{X32k} + I_{CPU,Flash}$
(I)	Idle	$I_{ON} + I_{RTC} + I_{X32k}$

1. See the corresponding product specification for the symbol values.

Table 41 Advertising event

Note: I_{RC32k} should be substituted for I_{X32k} when using the 32.768k R_{COSC} .




Figure 21 Advertising event

16 ANT/BLE concurrency handling

The SoftDevice internally manages time multiplexed on-air transactions for the ANT and BLE protocols to operate concurrently.

Both ANT and BLE protocols use time synchronization between peer devices when sending and receiving packets. It is possible that both may request to access the Radio for an on-air transaction at the same time resulting in a collision. In general, the protocols will not request access to the Radio at the same time, the probability of packet loss due to collisions will be low, and access to the Radio will be fairly granted between protocols in the case of a collision. Short connection intervals (less than 20 ms) or high burst Radio utilization by one or both stacks will increase the rate of collisions. This will be application dependent.

In general, there should be no requirement from the application to specify configurations to operate the protocols concurrently.




Figure 22 Collision

16.1 ANT

ANT provides a set of APIs to help manage ANT radio coexistence scheduling. By default, these settings should not be changed unless very specific coexistence behavior is required. The following rules describe the default configuration.

- On a per channel basis, if the master synchronous TX channel blockage time (calculated by the number of times consecutively blocked multiplied by the channel interval) exceeds 450 ms, the next synchronous TX activity will be performed at elevated priority. For example, a 4 Hz master channel that experiences two consecutive blockages results in the next transmission to be raised in priority ($2 \times 250 \text{ ms} > 450 \text{ ms}$). For a 10 Hz channel, five consecutive blocks are required for the next transmission to be raised in priority ($5 \times 100 \text{ ms} > 450 \text{ ms}$).
- On a per channel basis, if the slave synchronous RX channel missed RX event time (calculated by the number of consecutive RX fail events multiplied by the channel interval) exceeds 450 ms, the next synchronous RX activity will be performed at elevated priority. The previously mentioned examples (in the point above) can be similarly applied here.
- For channels that are searching, every 4th RX search window is raised to elevated priority in order to provide predictable and minimal acquisition performance based on the default searching rate. The coexistence configuration has been selected to provide minimal intrusion in concurrent BLE activities and scheduled flash writing/erasing operations.
- During burst transfers, when three or more TX blockages and/or missed RX activities are detected, the priority of the next burst packet transaction is elevated until it is successful.

16.2 BLE

To ensure that the BLE connections can be established quickly and that established connections will not be lost due to scheduling collisions, the SoftDevice guarantees the following behavior:

- A maximum of two consecutive BLE advertisement events may be dropped due to collisions; at least every third BLE advertisement event will succeed.
- A maximum of three consecutive BLE connection events may be dropped; at least every fourth connection event will succeed.
- Packets transferred during BLE connection setup and connection parameter update will not be dropped due to a scheduling collision. The BLE connection will be subject to the second rule only after the connection is established by successful transfer of data packets.

17 SoftDevice identification and revision scheme

The SoftDevices will be identified by the SoftDevice part code, a qualified chip part code (for example, nRF51822), and a version string.

For revisions of the SoftDevice that are production qualified, the version string consists of major, minor, and revision numbers only, as described in **Table 42**.

For revisions of the SoftDevice that are not production qualified, a build number and a test qualification level (alpha/beta) are appended to the version string.

For example: s110_nrf51822_1.2.3-4.alpha, where major = 1, minor = 2, revision = 3, build number = 4 and test qualification level is alpha. Additional SoftDevice revision examples are given in **Table 43**.

Revision	Description
Major increments	Modifications to the API or the function or behavior of the implementation or part of it have changed.
	Changes as per Minor Increment may have been made.
	Application code will not be compatible without some modification.
Minor increments	Additional features and/or API calls are available.
	Changes as per Revision Increment may have been made.
	Application code may have to be modified to take advantage of new features.
Revision increments	Issues have been resolved or improvements to performance implemented.
	Existing application code will not require any modification.
Build number increment (if present)	New build of non-production version.

Table 42 Revision scheme

Sequence number	Description
s110_nrf51822_1.2.3-1.alpha	Revision 1.2.3, first build, qualified at alpha level
s110_nrf51822_1.2.3-2.alpha	Revision 1.2.3, second build, qualified at alpha level
s110_nrf51822_1.2.3-5.beta	Revision 1.2.3, fifth build, qualified at beta level
s110_nrf51822_1.2.3	Revision 1.2.3, qualified at production level

Table 43 SoftDevice revision examples

The test qualification levels are outlined in *Table 44*.

Qualification	Description
Alpha	Development release suitable for prototype application development. Hardware integration testing is not complete. Known issues may not be fixed between alpha releases. Incomplete and subject to change.
Beta	Development release suitable for application development. In addition to alpha qualification: Hardware integration testing is complete. Stable, but may not be feature complete and may contain known issues. Protocol implementations are tested for conformance and interoperability.
Production	Qualified release suitable for product integration. In addition to beta qualification: Hardware integration tested over supported range of operating conditions. Stable and complete with no known issues. Protocol implementations conform to standards.

Table 44 Test qualification levels

17.1 MBR distribution and revision scheme

The MBR is distributed in each SoftDevice hex file. The version of the MBR distributed with the SoftDevice will be published in the release notes for the SoftDevice and uses the same major, minor and revision numbering scheme as described here.

17.2 Notification of SoftDevice revision updates

When new versions of a SoftDevice become available or the qualification status of a given revision of a SoftDevice is changed, product update notifications will be automatically forwarded, by email, to all users who have a profile configured to receive notifications from the Nordic Semiconductor website.

The SoftDevice will be updated with additional features and/or fixed issues if needed. Supported production versions of the SoftDevice will remain available after updates, so products do not need requalification on release of updates if the previous version is sufficiently feature complete for your product.

Appendix A SoftDevice architecture

Figure 1 is a block diagram of the nRF51 series software architecture including the standard ARM® CMSIS interface for nRF51 hardware, profile and application code, application specific peripheral drivers, and a firmware module identified as a SoftDevice.

A SoftDevice is precompiled and linked binary software implementing a wireless protocol. While it is software, application developers have minimal compile-time dependence on its features. The unique hardware and software supported framework, in which it executes, provides run-time isolation and determinism in its behavior. These characteristics make the interface comparable to a hardware peripheral abstraction with a functional, programmatic interface.

The SoftDevice Application Program Interface (API) is available to applications as a high-level programming language interface, for example, a C header file.




Figure 1 Software architecture block diagram

A SoftDevice consists of three main components:

1. SoC Library - API for shared hardware resource management (application coexistence).
2. SoftDevice manager - SoftDevice management API (enabling/disabling the SoftDevice, etc.).
3. Protocol stack - Implementation of protocol stack and API.

When the SoftDevice is disabled, only the SoftDevice Manager API is available for the application. For more information about enabling/disabling the SoftDevice, see the Softdevice enable and disable section on page 72.

SoC library

The SoC library provides functions for accessing shared hardware resources. The features of this library will vary between implementations of SoftDevices so detailed descriptions of the SoC library API are made available with the Software Development Kits (SDK) specific to each SoftDevice. The following is a summary of common components in the library.

Component	Description
NVIC	Wrapper functions for the CMSIS NVIC functions provided by ARM®. Note: To ensure reliable usage of the SoftDevice you must use the wrapper functions when the SoftDevice is enabled.
MUTEX	Disabling interrupts shall not be done while the SoftDevice is enabled. Mutex functions have been implemented to provide safe regions.
RAND	Random number generator - hardware sharing between SoftDevice and application.
POWER	Power management - Functions for power management.
CLOCK	Clock management – Functions for managing clock sources.
PPI	Safe PPI access to dedicated Application PPI channels.
PWR_MNG	Power management support (not a full implementation) for the application.

SoftDevice Manager

The SoftDevice Manager (SDM) API implements functions for controlling the state of the SoftDevice enabled/disabled. When enabled, the SDM configures low frequency clock (LFCLK) source, interrupt management and the embedded protocol stack.

Detailed documentation of the SDM API is made available with the Software Development Kits (SDK) specific to each SoftDevice.

Protocol stack

The major component in each SoftDevice is a wireless protocol stack providing abstract control of the RF transceiver features for wireless applications. For example, fully qualified *Bluetooth* low energy and ANT™ protocols layers may be implemented in a SoftDevice to provide application developers with an out-of-the-box solution for applications using standard 2.4 GHz protocols.

Application Program Interface (API)

In addition, to a Protocol API enabling wireless applications, there is a nRF API that supports both the SoftDevice manager and the SoC library. The nRF API is consistent across SoftDevices in the nRF51 range of ANT™ and *Bluetooth* products for code compatibility.

The SoftDevice API is implemented using thread-safe Supervisor Calls (SVC). All application interaction with the stack and libraries is asynchronous and event driven. From the application this looks like regular functions, but no compiling or linking is required. All SVC interface functions will be provided through header files for the SDM, SoC Library, and protocol(s).

SVC calls are conceptually software triggered interrupts with a procedure call standard for parameter passing and return values. Each API call generates an interrupt allowing single-thread API context and SoftDevice function locations to be independent from the application perspective at compile-time. SoftDevice API functions can only be called from lower interrupt priority when compared to the SVC priority. See the Exception (interrupt) management with a SoftDevice section [on page 68](#).

Memory isolation and run-time protection

SoftDevice program and data memory are sandboxed¹ to prevent SoftDevice program corruption by the application ensuring robust and predictable performance.

Program memory and RAM are divided into two regions using registers. Region 0 is occupied by the SoftDevice while Region 1 is available to the application.

Code regions are defined when programming a SoftDevice by setting a register defining program code length. RAM regions are defined at run-time when the SoftDevice is enabled. See *Figure 2* for an overview of regions.




Figure 2 Memory region designation

The SoftDevice uses a fixed amount of flash (program) memory and a variable amount of RAM depending on its state. The flash and RAM usage is specified by size (kilobytes or bytes) and the CODE_R1_BASE and RAM_R1_BASE addresses which are the usable base addresses of Application code and RAM respectively. Application code must have base address CODE_R1_BASE while the Application RAM must be allocated between RAM_R1_BASE and the top of RAM, excluding the allocation for the call stack and heap.

Example Application program code address range:

CODE_R1_BASE = Program \leq **SizeOfProgMem**

1. A sandbox is a set of access rules for memory imposed on the user.

Example Application RAM address range assuming call stack and heap location as shown in:

$$\text{RAM_R1_BASE} \leq \text{RAM} \leq (\text{0x2000 0000} + \text{SizeOfRAM}) - (\text{Call Stack + Heap})$$

Sandboxing protects region 0 memory. Region 0 program memory cannot be read, written, or erased² at runtime. Region 0 RAM cannot be written to by an application at runtime. Violation of these rules, for example an attempt to write to the protected Region 0 memory, will result in a system Hard Fault as defined in the ARM® architecture. There are debugger restrictions applied to these regions which are outlined in the "Memory Protection Unit (MPU)" chapter in the *nRF51 Reference Manual* that do not affect execution.

When the SoftDevice is disabled the whole of RAM, with the exception of a few bytes, is available to the application. In the context of an enabled SoftDevice however, lower address space of RAM will be "consumed" by the SoftDevice and be marked as write protected.

It is important to note that when the SoftDevice is disabled, the RAM previously used by the application will not be restored. In practice, the application will in many cases want to specify its RAM region from the protected memory length until the end of RAM. This is to make application development easy without having to think about what data to put where.

Note:

- The call stack is conventionally located by the initial value of Main Stack Pointer (MSP) at the top address of RAM.
- By default RAM1 block is OFF in System ON-mode. If the MSP initial value defined in the application vector table is in the RAM1 block, the RAM block will be enabled before the application reset vector is executed.
- Do not change the value of MSP dynamically (i.e. never set the MSP register directly).
- RAM located in the SoftDevice's region will be scrambled once the SoftDevice is enabled.
- The RAM scrambled by the SoftDevice will not be recovered on SoftDevice disable.

Call stack

The call stack is defined by the application. The main stack pointer (MSP) gets initialized on reset to the address specified by the application vector table entry 0. The application may, in its reset vector, configure the CPU to use the process stack pointer (PSP) in thread mode. This configuration is optional but may be used by an operating system (OS), for example, to isolate application threads and OS context memory. The application programmer must be aware that the SoftDevice will use the MSP as it is always executed in exception mode.

In configurations without an OS, the main stack grows down and is shared with the nRF51 SoftDevice. The Cortex-M0 has no hardware for detecting stack overflow, and the application is responsible for leaving enough space both for the application itself and the nRF51 SoftDevice stack requirements.

It is customary, but not required, to let the stack run downwards from the upper limit of RAM Region 1.

2. An exception is via the Erase All feature which removes all program code from a device.




Figure 3 Call stack location example

With each release of a nRF51 SoftDevice its maximum (worst case) call stack requirement is specified, see the SoftDevice specification for more information. The SoftDevice uses the call stack when LowerStack or UpperStack events occur. These events are asynchronous to the application so the application programmer must reserve call stack for the application in addition to the call stack requirement for the SoftDevice.

Heap

At this time there is no heap required by nRF51 SoftDevices. The application is free to allocate and use a heap without disrupting the function of a SoftDevice.

Peripheral run-time protection

To prevent the application from accidentally disrupting the protocol stack in any way, the application sandbox also protects SoftDevice peripherals. Protected peripheral registers are readable by the application. As with program and data memory protection, an attempt to perform a write to a protected peripheral will result in a Hard Fault. Note that peripherals are only protected while the SoftDevice is enabled, otherwise they are available to the application. See the SoftDevice specification for an overview of the peripherals that are restricted by the SoftDevice.

Exception (interrupt) management with a SoftDevice

To implement Service Call (SVC) APIs and ensure that embedded protocol real-time requirements are met independent of application processing, the SoftDevice implements an exception model for execution as shown in *Figure 4* on page 69. Care must be taken when selecting the correct interrupt priority for application events according to the guidelines that follow. The NVIC API to the SoC Library supports safe configuration of interrupt priority from the application.

The Cortex-M0 processor has four configurable interrupt priorities ranging from 0 to 3 (with 0 being highest priority). On reset, all interrupts are configured with the highest priority (0).

The highest priority (LowerStack) is reserved by the SoftDevice to service real-time protocol timing requirements and thus must remain unused by the application programmer. The SoftDevice also reserves priority 2 (UpperStack (SVC) priority). This priority is used by higher level, deferrable, SoftDevice tasks and the API functions executed as SVC interrupts (see Interface section [on page 65](#)).

The application provides two configurable priorities, App(H) and App(L), in addition to the background level - main.




Figure 4 Exception model

As seen from the figure, App(H) is located between the two priorities reserved by the SoftDevice. This enables a low-latency application interrupt in order to support fast sensor interfaces. The App(H) will only experience latency from interrupts in the LowerStack priority, while App(L) can experience latency from LowerStack, App(H) and UpperStack context interrupts.




Figure 5 SoftDevice exception examples

Interrupt forwarding to the application

At the lowest level, the SoftDevice Manager receives all interrupts regardless of enabled state. When the SoftDevice is enabled, some interrupt numbers are reserved for use by the protocol stack implemented in the SoftDevice and any handler defined by the application will not receive these interrupts. The reserved interrupts directly correspond to the hardware resource usage of the SoftDevice which can be found in the corresponding SoftDevice Specification. For example, if a SoftDevice (or embedded protocol stack) requires the exclusive use of a peripheral “TIMERO0”, that peripheral’s interrupt handler can be implemented in the application, but will not be executed while the SoftDevice is enabled.

All interrupts corresponding to hardware peripherals not used by the SoftDevice are forwarded directly to the application defined interrupt handler. For the SoftDevice Manager to locate the application interrupt vectors, the application must define its interrupt vector table at the bottom of code Region 1 (see **Figure 6** on page 71). In a majority of toolchains, the base address of the application code is positioned after the top address of the SoftDevice. Then, the code can be developed as a standard ARM® Cortex™-M0 application project with the compiler tool creating the interrupt vector table as normal.




Figure 6 System and application interrupt vector tables

SVC interrupt is handled by SoftDevice manager and the SVC number inspected. If equal or greater than 0x10, the interrupt is processed by the SoftDevice. Values below 0x10 cause the SVC to be forwarded to the application. This allows the application to make use of a range of SVC numbers for its own purpose, for example, for an RTOS.

Note: While the Cortex™-M0 allows each interrupt to be assigned to an IRQ level 0 to 3, the priorities of the interrupts reserved by the SoftDevice cannot be changed. This includes the SVC interrupt. Handlers running at Application High level have neither access to SoftDevice functions nor to application specific SVCs or RTOS functions running at Application Low level.

If the SoftDevice is not enabled, all interrupts are immediately forwarded to the application specified handler. The exception to this is that SVC interrupts with an SVC number above or equal to 0x10 are not forwarded.

Events - SoftDevice to application

Software triggered interrupts in reserved IRQ slots are used to signal events from SoftDevice to application. For details on this technique and how to implement handling of these events, refer to the Software Development Kit (SDK) for your device.


SoftDevice enable and disable

Before enabling the SoftDevice, you cannot use any capabilities of the SoftDevice. This extends to the use of the SoC library and protocol stack functions. All of the chip's resources are freely available to the application, with some exceptions:

- SVC numbers 0x10 to 0xFF are reserved.
- SoftDevice program memory is reserved.
- A few bytes of RAM are reserved.

Once the SoftDevice has been enabled, more restrictions apply:

- Some RAM will be reserved.
- Some peripherals will be reserved.
- Some of the peripherals that are reserved will have a SoC library interface.
- Interrupts will not arrive in the application for reserved peripherals.
- The reserved peripherals are reset upon SoftDevice disable.
- *nrf_nvic_* functions must be used instead of *CMSIS NVIC_* functions for safe use of the SoftDevice.
- Maximum interrupt latency will be determined by the SoftDevice.



Power management

While the SoftDevice is disabled, the application must implement power management at the highest level. After a SoftDevice is enabled, the POWER peripheral will be protected. This means that all interactions with the POWER peripheral must happen through the SoC Library Power API. This API provides an interface for turning on/off peripherals and checking the power status of peripherals that are not protected by the SoftDevice. The application will also have the ability to set the other registers in the peripheral and put the chip in System OFF.

Error handling

All SoftDevice API functions return an error code on success and failure.

Hard Faults are triggered if an application attempts to access memory contrary to the sandbox rules or peripheral configurations at runtime.

An assertion mechanism through a registered callback can indicate fatal failures in the SoftDevice to the application.