




FPGA Bank Allocation



Power Distribution





Clocking



Color Legend:

- 3.3V IO
- USB
- 1.8V
- Bank 1 Voltage (1.2-3.3V)
- Bank 2 Voltage (1.2-1.8V)
- Bank 3 Voltage (1.2-1.8V)
- Ground




Note:  
Connect CLK\_2 to GPIO\_1V8\_H8\_PCLK on the baseboard to enable the onboard PLL to send a clock to the FPGA. This connection can be broken and an external clock can be supplied to the FPGA using the H8 pin.


Change Summary from previous version:

- Removed CLK\_OUT signal, got used to drive the diff pair to the USB reference clock
- Added PVDD\_3 for Bank 3 IO voltage, removed PVDD\_2 which is now set to 1.8V
- Changed Flash voltages to 1.8V
- Eliminated a few GPIO that are now used by the SRAM


Layout note: Match diff pairs to within 1mm of each other.




## FPGA Bank 0: Flash/JTAG




16MB qSPI Flash



## I2C and JTAG Pullups




## Power/Ground





- Changed Bank 1 voltage to 1.8V from 3.3V
- Changed I2C xlator part to a different one
- TBD: Change Flash to a part with DTR support
- Changed PLL output so it can drive the USB clock, eliminated an external clock output.
- Changed 25MHz crystal to higher quality part
- Added a resistor divider to convert 2.5V CMOS to 1.8V CMOS on PLL output
- Reduced # of ferrite beads and associated decoupling to match the 33U reference design for lower cost


USB, AON, Bank 4



### Bank 3: External Interface




Layout: Length match all Bank 2 diff pairs with 1mm



Layout: Length match SRAM CLK to data lanes within 0.1mm



Note:  
FPGA must set  
SRAM\_DQ13\_VCC to  
1'b1 for HyperRAM!


$$V_{CCI02} = 1.8 \text{ V}$$
$$V_{CCI03} = 1.2 \text{ V}$$


Change Summary from previous version:

- Swapped Bank 2 and 3.
- Added 16 bit memory support with pin compatible footprint for the HyperRAM/APMemory BGA device.

## 16 wide SRAM/HyperRAM



**Note:**  
Install this capacitor for HyperRAM which needs decoupling on these pins.



**Note:**  
Install this capacitor for HyperRAM which needs decoupling on these pins.

