




Szygy Connector



MIPI Sink




Level Translation




Layout Note: MIPI test points are exposed solder mask on vias  
Layout Note: Place all TP's on Top side.

Bottom side:



Top Side:



Title		
Size B	Number	Revision
Date: 8/20/2025	Sheet of	
File: C:\Data\...rpi_adapter_4lane.SchDoc	Drawn By:	