




FPGA Bank Allocation



Power Distribution




Clocking



Color Legend:


- 3.3V IO
- USB
- 1.8V
- Bank 1 Voltage (1.2-3.3V)
- Bank 2 Voltage (1.2-1.8V)
- Bank 3 Voltage (1.2-1.8V)
- Always ON (1.8V)
- Ground



PVDD_1 IO

PVDD_3 IO

PVDD_2 IO





FPGA Bank 0:
1.8V IO

PVDD_4 IO

Note:
Connect CLK_60 to GPIO_H8_PCLK_T on the baseboard to enable the onboard oscillator to send a clock to the FPGA. An external clock can be supplied to the FPGA using the H8 pin.


Note that since the CLK_60 uses 1.8V levels, PVDD_4 shall be set to 1.8V if the CLK_60 is connected to GPIO_H8_PCLK_T.






Power Modes:
OFF: EN < 0.9V, uA level current
PWM Mode: 0.91 (type) < EN < P5V-200mV
PFM Mode: P5V-200mV < EN < P5V


FPGA Bank 0: Flash/JTAG




32MB qSPI Flash




Clock




JTAG Pullups



Power/Ground



USB, AON, Bank 4





Layout: Place very close to FPGA

Note:
The USB clock input requires a differential clock of a max of 1V.

Note:
Adding a driver here to help with slew rates and hence jitter of the clock.
The same 60MHz is fed to the USB reference as well as the FPGA as a reference clock.



△ Note:
Gating off the clocking circuitry allows us to go into a very low power state.

Bank 3: External Interface



Layout: Length match all Bank 2 diff pairs with 1mm

Bank 2: External Interface



Layout: Length match SRAM_CLK to data lanes within 0.1mm