




FPGA Bank Allocation



Power Distribution





Clocking




Color Legend:

- 3.3V IO
- USB
- 1.8V
- Bank 1 Voltage (1.2-3.3V)
- Bank 2 Voltage (1.2-1.8V)
- Bank 3 Voltage (1.2-1.8V)
- Always ON (1.8V)
- Ground



Note:
Connect CLK_60 to GPIO_H8_PCLK_T on the baseboard to enable the onboard oscillator to send a clock to the FPGA. An external clock can be supplied to the FPGA using the H8 pin.
Note that CLK_60 is 1.8V IO as is GPIO_H8_PCLK_T.

Layout note: Match diff pairs to within 1mm of each other.




A


B

C


D




Power Modes:
OFF: EN < 0.9V, uA level current
PWM Mode: 0.91 (type) < EN < P5V-200mV
PFM Mode: P5V-200mV < EN < P5V




FPGA Bank 0: Flash/JTAG




32MB qSPI Flash




I2C and JTAG Pullups



Power/Ground



USB, AON, Bank 4



Title: **tinyCLUNX33_Compute**

Size: **B**

Number: **FPGA**

Revision: **3.0**

Date: **21-06-2025**

Time: **12:10:14**



Sheet **4**

of **5**

File: **FPGA.SchDoc**





Bank 3: External Interface



Layout: Length match all Bank 2 diff pairs with 1mm



Bank 2: 32MB oSPI/HyperRAM



Layout: Length match SRAM_CLK to data lanes within 0.1mm

Note:
FPGA must set
SRAM_DQ13_VCC to
1'b1 for HyperRAM!

16 wide SRAM/HyperRAM



Note:
Install this capacitor for
HyperRAM which needs
decoupling on these pins.

Note:
This is footprint compatible with
HyperRAM.

Layout: Test points on the SRAM * nets are vias with cleared out solder mask