


Type 1: And gate as vertices (node)

Inverter gate as Edge.

Example: one expression of SP3



Node: 1. Input (Virtual single input)

2. Literal (# used variables)

3. And gate

4. Output

One-hot encoding

[0 0 0 1]

[0 0 1 0]

[0 1 0 0]

[1 0 0 0]

Edge: 0: straight-through

1: inverter

2: virtual edge



(from Input node to Literal node)

[0 0 1]

[0 1 0]

[1 0 0]

Propagation:



$(x_1 \wedge \overline{x_2})$

cat h_1 and $[0 0 1] \Rightarrow h_1'$
 $h_1' = \text{cat}(h_1, [0 0 1]) \in \mathbb{R}^{67}$
 gated output = $\text{sigmoid}(\text{FC}(h_1')) \in \mathbb{R}^{64}$
 mapper output = $\text{FC}(h_1') \in \mathbb{R}^{64}$
 \Downarrow
 $\text{Scaled}(h_1) \in \mathbb{R}^{64}$

$\text{Scaled}(h_2) \in \mathbb{R}^{64}$

$h_{in} = \text{Scaled}(h_1) + \text{Scaled}(h_2)$

$$h_3 = \text{GRU}(x_3, h_{in})$$

$[0 \ 1 \ 0 \ 0]$ Obtained before.

\Downarrow

Updated the hidden state of AND Gate.

Reasons : Inverter:
 $\text{gated}(h_i) = \text{sigmoid}(\text{FC}(h_i, [0 \ 1 \ 0 \ 0]))$

Non-Inverter:
 $\text{gated}(h_i) = \text{sigmoid}(\text{FC}(h_i, [0 \ 0 \ 1 \ 0]))$


Such one-hot vector can act as Indicator.

Make the hidden state of previous nodes act differently.

Same idea: C-VAE. the class information is also encoded as one-hot vector and concatenated with hidden states.

Type 2 : And gate as vertices (node)


Inverter gate as Edge. just Negate the hidden state.



Type 3 :

And gate

Inverter gate as vertices .



$$h_3 = \text{GRU}(x_3, h_2)$$



$$h_4 = \text{GRU}(x_4, h_4^{\text{in}})$$

$$h_4^{\text{in}} = \sum_{i=1,3} \text{gated}(h_i) @ \text{mapper}(h_i)$$

$$x_1 \wedge \overline{x_2}$$