


Type 1: And gate as vertices (node)

Inverter gate as Edge.

Example: one expression of SP3



Node: 1. Input (Virtual single input)

2. Literal (# used variables)

3. And gate

4. Output

One-hot encoding

$[0 \ 0 \ 0 \ 1]$

$[0 \ 0 \ 1 \ 0]$

$[0 \ 1 \ 0 \ 0]$

$[1 \ 0 \ 0 \ 0]$

Edge: 0: straight-through

1: inverter

2: virtual edge



(from Input node to Literal node)

$[0 \ 0 \ 1]$

$[0 \ 1 \ 0]$

$[1 \ 0 \ 0]$

Propagation:



$(x_1 \wedge x_2)$

cat h_1 and $[0 \ 0 \ 1] \Rightarrow h_1'$
 $h_1' = \text{cat}(h_1, [0 \ 0 \ 1]) \in \mathbb{R}^{67}$
 gated output = $\text{sigmoid}(\text{FC}(h_1')) \in \mathbb{R}^{64}$
 mapper output = $\text{FC}(h_1') \in \mathbb{R}^{64}$
 \Downarrow
 $\text{Scaled}(h_1) \in \mathbb{R}^{64}$

$\text{Scaled}(h_2) \in \mathbb{R}^{64}$

$h_{in} = \text{Scaled}(h_1) + \text{Scaled}(h_2)$

$$h_3 = \text{GRU}(x_3, h_{in})$$

$[0 \ 1 \ 0 \ 0]$ Obtained before.

\Downarrow

Updated the hidden state of AND Gate.

Reasons : Inverter:

$$\text{gated}(h_1) = \text{sigmoid}(\text{FC}(h_1, [0 \ 1 \ 0 \ 0]))$$

Non-Inverter:

$$\text{gated}(h_1) = \text{sigmoid}(\text{FC}(h_1, [0 \ 0 \ 1 \ 0]))$$


Such one-hot vector can act as Indicator.

Make the hidden state of previous nodes act differently.

Same idea: C-VAE. the class information is also encoded as one-hot vector and concatenated with hidden states.

Type 2 : And gate as vertices (node)

Inverter gate as Edge. just Negate the hidden state.



$$\begin{aligned} \text{gated}(h_1) &= \text{sigmoid}(\text{FC}(h_1)) \\ \text{mapper}(h_1) &= \text{FC}(h_1) \end{aligned}$$

Inverter:

$$\begin{aligned} \text{gate}(h_2) &= \text{sigmoid}(\text{FC}(\underline{\underline{-h_2}})) \\ \text{mapper}(h_2) &= \text{FC}(\underline{\underline{-h_2}}) \end{aligned}$$

Type 3 :

And gate

Inverter gate as vertices .




$$h_3 = \text{GRU}(x_3, h_2)$$



$$h_4 = \text{GRU}(x_4, h_4^{\text{in}})$$

$$h_4^{\text{in}} = \sum_{i=1,3} \text{gated}(h_i) @ \text{mapper}(h_i)$$

$$x_1 \wedge \overline{x_2}$$



Training: (2 stages)

①: Forwarding $\text{Input} \rightarrow \text{Output}$

Simulate logic computation.

Get the embedding of Output . \vec{e}_{output}

②: Backwarding $\text{Output} \rightarrow \text{Literal} \rightarrow \text{Input}$

Simulate Backtracking

②a. Get the embedding of Literal \vec{e}_{literal}

②b. Get the embedding of Input \vec{e}_{input}

Training signals:

Graph level: SAT/UNSAT

Node Level:

If the graph is SAT.

The solution $\{0, 1\}^N$ for Literal Nodes

How to train the network?

$$\vec{e}_{\text{output}} = \text{GNN}_{\text{forwarding}}(g)$$

$$(\vec{e}_{\text{input}}, \vec{e}_{\text{literal}}) = \text{GNN}_{\text{backwarding}}(g, \vec{e}_{\text{output}})$$

Graph-Classification:

$$l_1 = \text{BinaryCrossEntropyLoss}[\text{FC}(\text{cat}(\vec{e}_{\text{output}}, \vec{e}_{\text{input}})), \text{SAT/UNSAT}]$$

$$l_2 = \begin{cases} \text{BinaryCrossEntropyLoss}[\text{FC}(\{\vec{e}_{\text{literal}}\}), \text{Solution}], & \text{if } g \text{ is SAT.} \\ 0, & \text{otherwise.} \end{cases}$$