{"payload":{"header_redesign_enabled":false,"results":[{"id":"89008069","archived":false,"color":"#adb2cb","followers":2,"has_funding_file":false,"hl_name":"tirfil/vhdAvalon_mm_interfaces","hl_trunc_description":"Avalon Memory Map bus interfaces (slave, master dma read, master dma write)","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":89008069,"name":"vhdAvalon_mm_interfaces","owner_id":8051044,"owner_login":"tirfil","updated_at":"2017-04-28T12:10:04.311Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":54,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atirfil%252FvhdAvalon_mm_interfaces%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/tirfil/vhdAvalon_mm_interfaces/star":{"post":"TSWf371i2kOgzxRrUnZ2RxkLi2WGg8FyDI3G7TH1aLTJq7VikoK4pM5SEO-rv9eM5TUAD4u2ivtnVUe5XV5ClQ"},"/tirfil/vhdAvalon_mm_interfaces/unstar":{"post":"p6ZiqQ9CTb-gRm_nlVtiBK5pBnverQ2q41txNm5zvxjh7RRGFDjsNmtjiMi_dEEGlozcmRE6IJpxGBB0b4Bd4Q"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"hgwKNfUTl_GRrLVLS6-HtF5TDRluoAkOxDA2vQ9seHMPykUPrhijwhnlc0pGOyvvZAT9aszncszAxhQIJIB4nA"}}},"title":"Repository search results"}