

start tasting

Test	passed:	Reg_output =
1	passed:	0
2	passed:	5
3	passed:	10
4	passed:	15
5	passed:	12
6	passed:	24
7	passed:	-6
8	passed:	18
9	passed:	24
10	passed:	16
11	passed:	26
12	passed:	10
13	passed:	1
14	passed:	0
15	passed:	262144
16	passed:	1
17	passed:	16
18	passed:	18
19	passed:	2
20	passed:	72
21	passed:	18
22	passed:	0

----- All tests passed -----

Ln 64, Col 11 Spaces: 8 UTF-8 CRLF Verilog File not synthesizable

PS C:\Users\tirth\OneDrive\Desktop\verilog> iverilog -o tb_riscv_core.out tb_riscv_core.v Riscv_core.v alu_src_mux.v instr_mem.v pc_reg.v alu_control.v control_unit.v imm_gen.v ALU_RISC-V.v register_file.v address_sel.v

PS C:\Users\tirth\OneDrive\Desktop\verilog> vvp tb_riscv_core.out

VCD info: dumpfile dump.vcd opened for output.

----- start tasting -----

Test	passed:	Reg_output =
1	passed:	0
2	passed:	5
3	passed:	10
4	passed:	15
5	passed:	12
6	passed:	24
7	passed:	-6
8	passed:	18
9	passed:	24
10	passed:	16
11	passed:	26
12	passed:	10
13	passed:	1
14	passed:	0
15	passed:	262144
16	passed:	1
17	passed:	16
18	passed:	18
19	passed:	2
20	passed:	72
21	passed:	18

Ln 16, Col 24 Spaces: 8 UTF-8 CRLF Verilog File not synthesizable

File Edit Selection View Go Run ...

verilog

instr_mem.v alu_src_mux.v address_sel.v Riscv_core.v tb_riscv_core.v tb_address_se

tb_riscv_core.v

Generate

...

Explorer

verilog

Problems 98 Output Debug Console Ports Spell Checker 98 Thinking Terminal

powerShell + - ... X

Test 5 passed: Reg_output = 12

Test 6 passed: Reg_output = 24

Test 7 passed: Reg_output = -6

Test 8 passed: Reg_output = 18

Test 9 passed: Reg_output = 24

Test 10 passed: Reg_output = 16

Test 11 passed: Reg_output = 26

Test 12 passed: Reg_output = 10

Test 13 passed: Reg_output = 1

Test 14 passed: Reg_output = 0

Test 15 passed: Reg_output = 262144

Test 16 passed: Reg_output = 1

Test 17 passed: Reg_output = 16

Test 18 passed: Reg_output = 18

Test 19 passed: Reg_output = 2

Test 20 passed: Reg_output = 72

Test 21 passed: Reg_output = 18

Test 22 passed: Reg_output = 0

Test 23 passed: Reg_output = 1

Test 24 passed: Reg_output = 18

Test 25 passed: Reg_output = 16

Test 26 passed: Reg_output = 0

Test 27 passed: Reg_output = 0

----- All tests passed -----

tb_riscv_core.v:82: \$finish called at 266000 (1ps)

PS C:\Users\tirth\OneDrive\Desktop\verilog>

Launchpad VeriFlow: 3 duplicate module names 0 0 98 Ln 16, Col 24 Spaces: 8 UTF-8 CRLF Verilog File not synthesizable