

File Edit Selection View Go Run ...

verilog

Explorer

nit.v alu_control.v pc_reg.v instr_mem.v alu_src_mux.v Riscv_core.v tb_riscv_core.v

tb_riscv_core.v

1 ~timecycle 1ns / 1ns

Problems 74 Output Debug Console Ports Spell Checker 74 Thinking Terminal

powershell + v

```
at time      0 : clk = 0 rst = 1 pc_out=xxxxxxxxxxxxxxxxxxxxxxxxxxxx
at time    5000 : clk = 1 rst = 1 pc_out=0000000000000000000000000000
at time   10000 : clk = 0 rst = 0 pc_out=0000000000000000000000000000
at time   15000 : clk = 1 rst = 0 pc_out=000000000000000000000000000100
at time   20000 : clk = 0 rst = 0 pc_out=000000000000000000000000000100
at time   25000 : clk = 1 rst = 0 pc_out=00000000000000000000000000010000
at time   30000 : clk = 0 rst = 0 pc_out=00000000000000000000000000010000
at time   35000 : clk = 1 rst = 0 pc_out=00000000000000000000000000011000
at time   40000 : clk = 0 rst = 0 pc_out=00000000000000000000000000011000
at time   45000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001000000
at time   50000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001000000
at time   55000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001010000
at time   60000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001010000
at time   65000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001100000
at time   70000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001100000
at time   75000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001110000
at time   80000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001110000
at time   85000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001000000
at time   90000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001000000
at time   95000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001001000
at time  100000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001001000
at time  105000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001010000
at time  110000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001010000
at time  115000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001011000
at time  120000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001011000
at time  125000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001100000
at time  130000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001100000
at time  135000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001101000
```

Launchpad VeriFlow: 96 modules 0 0 74 Ln 10, Col 22 Spaces: 8 UTF-8 CRLF Verilog File not synthesizable

File Edit Selection View Go Run ...

verilog

Explorer

nit.v alu_control.v pc_reg.v instr_mem.v alu_src_mux.v Riscv_core.v tb_riscv_core.v

tb_riscv_core.v

1 ~timecycle 1ns / 1ns

Problems 74 Output Debug Console Ports Spell Checker 74 Thinking Terminal

powershell + v

```
at time  140000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001101000
at time  145000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001110000
at time  150000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001110000
at time  155000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001111000
at time  160000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001111000
at time  165000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001000000
at time  170000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001000000
at time  175000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001000100
at time  180000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001000100
at time  185000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001001000
at time  190000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001001000
at time  195000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001001100
at time  200000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001001100
at time  205000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001010000
at time  210000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001010000
at time  215000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001010100
at time  220000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001010100
at time  225000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001011000
at time  230000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001011000
at time  235000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001011100
at time  240000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001011100
at time  245000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001100000
at time  250000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001100000
at time  255000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001100100
at time  260000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001100100
at time  265000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001101000
at time  270000 : clk = 0 rst = 0 pc_out=0000000000000000000000000001101000
at time  275000 : clk = 1 rst = 0 pc_out=0000000000000000000000000001101100
```

Launchpad VeriFlow: 96 modules 0 0 74 Ln 10, Col 22 Spaces: 8 UTF-8 CRLF Verilog File not synthesizable


```
at time 540000 : clk = 0 rst = 0 pc_out=00000000000000000000000011010100
at time 545000 : clk = 1 rst = 0 pc_out=00000000000000000000000011011000
at time 550000 : clk = 0 rst = 0 pc_out=00000000000000000000000011011000
at time 555000 : clk = 1 rst = 0 pc_out=00000000000000000000000011011100
at time 560000 : clk = 0 rst = 0 pc_out=00000000000000000000000011011100
at time 565000 : clk = 1 rst = 0 pc_out=00000000000000000000000011100000
at time 570000 : clk = 0 rst = 0 pc_out=00000000000000000000000011100000
at time 575000 : clk = 1 rst = 0 pc_out=00000000000000000000000011100100
at time 580000 : clk = 0 rst = 0 pc_out=00000000000000000000000011100100
at time 585000 : clk = 1 rst = 0 pc_out=00000000000000000000000011101000
at time 590000 : clk = 0 rst = 0 pc_out=00000000000000000000000011101000
at time 595000 : clk = 1 rst = 0 pc_out=00000000000000000000000011101100
at time 600000 : clk = 0 rst = 0 pc_out=00000000000000000000000011101100
at time 605000 : clk = 1 rst = 0 pc_out=00000000000000000000000011110000
at time 610000 : clk = 0 rst = 0 pc_out=00000000000000000000000011110000
at time 615000 : clk = 1 rst = 0 pc_out=00000000000000000000000011110100
at time 620000 : clk = 0 rst = 0 pc_out=00000000000000000000000011110100
at time 625000 : clk = 1 rst = 0 pc_out=00000000000000000000000011111000
at time 630000 : clk = 0 rst = 0 pc_out=00000000000000000000000011111000
at time 635000 : clk = 1 rst = 0 pc_out=00000000000000000000000011111100
at time 640000 : clk = 0 rst = 0 pc_out=00000000000000000000000011111100
at time 645000 : clk = 1 rst = 0 pc_out=00000000000000000000000010000000

---- Final Register Values ----
x1 = 5 (expected 5)
x2 = 10 (expected 10)
x3 = 15 (expected 15)
x4 = 12 (expected 12)
x5 = 24 (expected 24)
```

```
at time 645000 : clk = 1 rst = 0 pc_out=00000000000000000000000010000000
---- Final Register Values ----
x1 = 5 (expected 5)
x2 = 10 (expected 10)
x3 = 15 (expected 15)
x4 = 12 (expected 12)
x5 = 24 (expected 24)
x6 = -6 (expected -6)
x7 = 18 (expected 18)
x8 = 24 (expected 24)
x9 = 16 (expected 16)
x10 = 26 (expected 26)
x11 = 10 (expected 10)
x12 = 1 (expected 1)
x13 = 0 (expected 0)
x14 = 262144 (expected 262144)
x15 = 1 (expected 1)
x16 = 18 (expected 16)
x17 = 18 (expected 18)
x18 = 2 (expected 2)
x19 = 72 (expected 72)
x20 = 18 (expected 18)
x21 = 0 (expected 0)
x22 = 1 (expected 1)
--- all tests passed ---
tb_riscv_core.v:66: $finish called at 650000 (1ps)
at time 650000 : clk = 0 rst = 0 pc_out=00000000000000000000000010000000
PS C:\Users\tirth\OneDrive\Desktop\verilog>
```