

EE652
IC Design Laboratory

RISCV FPGA Implementation

Group 3

Shah Tirth
Rishank Soni
Anirudh Mittal
Shail Bhargavkumar Joshi
Arjun Anand Mallya
Krish Patel
Kshitij Agarwal
Shriniket Behra
Moksh Jindal
Mayank Kumbhat

Picture of Nexys4 DDR Board Implementation

