


EE652
IC Design Laboratory

RISCV Synthesis Results


Group 3

Shah Tirth
Rishank Soni
Anirudh Mittal
Shail Bhargavkumar Joshi
Arjun Anand Mallya
Krish Patel
Kshitij Agarwal
Shriniket Behra
Moksh Jindal
Mayank Kumbhat

Schematic:



Power Report:



Utilization Report:


[illegible]

Design Runs:

Design Runs

</

Timing Report:



Netlist:

Attached as a separate folder - Vivado_Netlist