Rochester Institute of Technology

RIT Scholar Works

Theses

5-2019

UVM Verification of an I2C Master Core

Shravani Balaraju sxb5692@rit.edu

Follow this and additional works at: https://scholarworks.rit.edu/theses

Recommended Citation

Balaraju, Shravani, "UVM Verification of an I2C Master Core" (2019). Thesis. Rochester Institute of Technology. Accessed from

This Master's Project is brought to you for free and open access by RIT Scholar Works. It has been accepted for inclusion in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.

UVM VERIFICATION OF AN I2C MASTER CORE

by

Shravani Balaraju


GRADUATE PAPER

Submitted in partial fulfillment of the requirements for the degree of MASTER OF SCIENCE in Electrical Engineering

Approved by:
Ir. Mark A. Indovina, Lecturer
Graduate Research Advisor, Department of Electrical and Microelectronic Engineering
Pr. Sohail A. Dianat, Professor
Department Head, Department of Electrical and Microelectronic Engineering

DEPARTMENT OF ELECTRICAL AND MICROELECTRONIC ENGINEERING
KATE GLEASON COLLEGE OF ENGINEERING
ROCHESTER INSTITUTE OF TECHNOLOGY
ROCHESTER, NEW YORK

MAY, 2019



Declaration

I hereby declare that except where specific reference is made to the work of others, that all content of this Graduate Paper are original and have not been submitted in whole or in part for consideration for any other degree or qualification in this, or any other University. This Graduate Project is the result of my own work and includes nothing which is the outcome of work done in collaboration, except where specifically indicated in the text.

Shravani Balaraju

May, 2019

Acknowledgements

I would like to thank my advisor Professor Mark A. Indovina for his support, guidance, feedback, and encouragement which helped in the successful completion of my graduate research.

Abstract

With the increasing complexity of IP designs, verification has become quite popular yet is still a significant challenge for a verification engineer. A proper verification environment can bring out bugs that one may never expect in the design. On the contrary, a poorly designed verification environment could give false information about the functioning of the design and bugs may appear on the consumer's end. Hence, the verification industry is continually looking for more efficient verification methodologies. This paper describes one such efficient methodology implemented on an Inter-Integrated Circuit (I2C) system. I2C packs in itself the powerful features of the Serial Peripheral Interface (SPI) and the universal asynchronous receiver-transmitter (UART), but is comparatively more efficient and uses less hardware for implementation. Also, it can establish secure communication between multiple masters and multiple slaves with minimal wiring. In this project, from a design perspective, the master is a hardware block, and the slave is a verification IP. The methodology used for verification is based on the Universal Verification Methodology (UVM), a class library written in the SystemVerilog language. The paper describes how the verification of an I2C system uses the powerful tools of UVM. The master core has been successfully verified and the coverage goals are met. The effort has been documented in this paper in detail.

Contents

Co	onten	ts												V
Li	st of l	Figures												X
Li	st of [Fables												xii
1	Intr	oductio	n											1
	1.1	Resear	ch Goals					 	 				 	2
	1.2	Contri	butions .					 	 					2
	1.3	Organi	zation					 	 	•			 	3
2	Bibl	iograpł	ical Resea	arch										5
	2.1	A brie	f history o	f Verifica	ation			 	 					5
	2.2	Design	and Verif	ication (Challeng	ges .		 	 				 	6
	2.3	Verific	ation Metl	nodologi	es			 	 				 	7
	2.4	Functi	onal Cove	rage and	Asserti	ons		 	 					9
		2.4.1	Different	t coverag	ge metri	cs .		 	 					9
			2.4.1.1	Code C	Coverage	e .		 	 					9
			2.4.1.2	Function	onal Co	verag	e	 	 				 	9
		242	Assertion	ns										Q

Contents	vi

			2.4.2.1	Immediate Assertions	10
			2.4.2.2	Concurrent assertions	10
3	UVN	A Verifi	cation Hi	erarchy	11
	3.1	UVM	Environme	ent	11
		3.1.1	UVM Ag	gent	12
			3.1.1.1	UVM sequence item	12
			3.1.1.2	UVM sequence	12
			3.1.1.3	UVM sequencer	13
			3.1.1.4	UVM driver	13
			3.1.1.5	UVM Monitor	13
		3.1.2	UVM Sc	oreboard	13
		3.1.3	UVM Ph	asing	14
			3.1.3.1	Build	14
			3.1.3.2	Run	14
			3.1.3.3	Cleanup	15
	3.2	UVM	Test		15
	3.3	UVM	Test bench	·	16
	3.4	UVM	Debugging	g	16
4	I2C	Overvi	ew		18
	4.1	A brie	f history of	f I2C	19
		4.1.1	-	ges	20
	4.2	I2C Pr			20
		4.2.1	Generation	on of START signal	21
		4.2.2		of data	22

	Contents	vii
--	----------	-----

		4.2.3	Generation of STOP signal	22
	4.3	I2C M	aster Core	23
		4.3.1	Design Features	23
5	I2C	Detail I	Design	25
	5.1	Wishbo	one Interface Signals	25
	5.2	Registe	er Model	25
	5.3	Registe	er Description	27
		5.3.1	Control Register	27
		5.3.2	Transmit Register	27
		5.3.3	Receive Register	28
		5.3.4	Command Register	28
		5.3.5	Status Register	28
6	I2C	Verifica	ation components	30
	6.1	I2C Int	terface	30
		6.1.1	Master Interface	30
		6.1.2	Wishbone signals	32
	6.2	I2C Ag	gent	32
	6.3	I2C Se	quences	32
		6.3.1	I2C data transaction	32
		6.3.2	Low and mid traffic sequences	33
		6.3.3	Data sequence	33
	6.4		ishbone BFM	33
	0.7	6.4.1	Working of the BFM	33
		6.4.2	Tasks in the BFM	34

Contents	vii
----------	-----

		6.4.2.1 Reset task	34
		6.4.2.2 Write task	34
		6.4.2.3 Read task	34
	6.5	I2C Driver & Monitor	35
	6.6	I2C Scoreboard	35
	6.7	I2C Environment	35
	6.8	I2C Test	36
	6.9	I2C Top	36
7	D	uka and Diamaian	25
7		ults and Discussion	37
	7.1	RTL and Gate level Simulations	37
	7.2	Simulation time dependence on transaction count	39
	7.3	Measure of randomization effectiveness	39
	7.4	UVM features for debugging	43
	7.5	Observations	44
8	Con	clusion	46
	8.1	Future Work	46
Re	eferen	aces	48
Ι	Sou	rce Code	I-1
	I.1	Interface	I-1
	I.2	Sequence Item	I-3
	I.3	Sequencer	I-7
	I.4	Driver	I-14
	I.5	Monitor	I-30

Contents	ix
Contents	11

II	Wav	edrom Help Guide	I-78
	I.14	UVM Template	I-75
	I.13	UVM component generator script	I-74
	I.12	Top	I-68
	I.11	Slave	I-56
	I.10	Test	I-53
	I.9	Environment	I-50
	I.8	Agent	I-46
	I.7	Wishbone BFM	I-40
	I.6	Scoreboard	I-34

List of Figures

2.1	Evolution of Verification Methodologies	7
2.2	Coverage and Assertion driver verification methodology[1]	8
3.1	UVM Build Phases[2]	14
3.2	UVM Run Phases[2]	15
3.3	UVM Cleanup Phases[2]	15
4.1	I2C Master-slave Communication[3]	21
4.2	I2C START Condition[4]	21
4.3	I2C Repeated START condition[4]	22
4.4	Data transfer condition[4]	22
4.5	I2C STOP Condition	22
4.6	I2C master architecture	23
6.1	I2C Verification Architecture	31
7.1	RTL simulation Waveforms	38
7.2	Net-list simulation Waveforms	38
7.3	Overall Coverage	39
74	Functional Coverage of ports	40

List of Figures	xi
-----------------	----

7.5	Functional Coverage of data(including cross)	40
7.6	Coverage on Assertions	41
7.7	Transactions and simulation time relationship	42
7.8	Rand and randc variables	42
7.9	UVM factory components	43
7.10	UVM Sequence viewer	44
7.11	UVM Configuration DB	44
II.1	Example Waveform	II-79

List of Tables

5.1	Wishbone signal details	26
5.2	Registers	26
5.3	Control Register description	27
5.4	Transmit Register description	27
5.5	Receive Register description	28
5.6	Command Register description	28
5.7	Status Register description	29
7.1	Synthesis results	41
7.2	Data sets for coverage with rand and randc variables	41
II.1	Wavedrom Instructions and Waves	II-79

Chapter 1

Introduction

Back when fabrication of devices with dimensions in microns was a wonder, designs were not as intricate, and the prime focus was on design more than verification. However, now, with rapid advancement in technology scaling, verification has become more of a challenge. As the designs became smaller, more space became available on the chip, and it gave the designer a chance to add new features and capabilities to the design. As a result, many sensors were built right onto the chip instead of connecting it with external sensors.

With these new possibilities in technology and more complex designs, a straightforward verification plan of toggling a few pins and observing the output no longer works. Each design has so many pins connected to it that the connections alone take up multiple lines of code and it is a misuse of time and intelligence to keep all the verification related code in one file and navigate through it. A layered test-bench helps to maintain modular code such that all the wiring is in one file, the input stimulus in one and so forth. This way, when a verification engineer needs to add new features to the verification environment, navigation through all the files is not needed, and change in the code of one file causes little/no change in other files.

1.1 Research Goals

Thus it helps in maintainability of the code.

This paper discusses one such efficient and re-usable verification environment applied to an Inter-Integrated Circuit (I2C) system with a Master as hardware and slave as a verification IP. The environment uses the useful features of Universal Verification Methodology (UVM) such as sequences, transaction level modeling, object-oriented programming, advanced data types, and functional coverage to verify the system thoroughly. The sections below describe the motivation, research goals and the organization of this paper.

1.1 Research Goals

The primary intent of setting up this verification environment is to research and implement a self-checking, constrained random, layered test-bench using the UVM framework and to observe its effectiveness. Shown below is a summary of the leading research goals:

- To understand the I2C protocol and integrate the master core with multiple slave VIPs to validate it.
- To observe the effectiveness of a self-checking test-bench and a random sequence generator through functional coverage and assertions.
- To come up with an effective verification methodology that is applicable not only to I2C, but could also easily be applied to other communication protocols. More on this is discussed in the following chapters.

1.2 Contributions

The significant contributions to the projected are listed below.:

1.3 Organization 3

 For I2C master hardware, an accompanying I2C slave is modeled as a Verification IP in UVM.

- 2. The master core was integrated with multiple slaves with each having a unique address.
- The master-slave is verified using a self-checking test-bench written in UVM using several standard UVM components like the driver, monitor, sequencer, scoreboard, and so forth.
- 4. Wherever required, the repetitive code is generated using scripting.
- 5. The effectiveness of the random sequences and the test-plan is measured using functional coverage metrics such as cover-groups and assertions.
- 6. The obtained information is analyzed and is presented using graphs and charts.

1.3 Organization

The structure of the thesis is as follows:

- Chapter 2: This chapter discusses about the UVM methodology using references to journals/articles wherever required. It also discusses how it helped verify large, complex systems in several projects.
- Chapter 3: This chapter explains about the typical verification components in a UVM framework, their importance and hierarchy.
- Chapter 4: The chapter goes deeper into the I2C protocol with a brief history, details on the functioning of an I2C system.
- Chapter 5: This chapter explains the proposed verification architecture.

1.3 Organization 4

• Chapter 6: This chapter goes over the test plan and implementation details of verification components.

- Chapter 7: This chapter discusses about the obtained results in detail and the drawn observations from the recorded results.
- Chapter 8: This chapter outlines the conclusion of the study and possible ways of extending it.

Chapter 2

Bibliographical Research

2.1 A brief history of Verification

Functional verification is given the most time and effort starting from the design's architecture planning to its tape out. Since it has such enormous importance in the design cycle, it became essential to empower the verification engineers with more advanced verification strategies, and thus SystemVerilog was developed. However, it is not just SystemVerilog or UVM that the verification engineers use. Below is the list of resources used in the Design verification phase of designs in the Industry[1]:

- OVM (Open Verification Methodology) / Verification Methodology Manual (VMM) / UVM
- UPF (Unified Power Format) verification
- AMS (Analog/Mixed Signal) verification
- SVA (SystemVerilog Assertions)
- CDV (Coverage-driven Verification)

- Static Formal Verification
- LEC (Logic Equivalency Check)
- Electronic system level (ESL) A virtual platform for developing reference models in software
- Hardware-Software (HW-SW) co-verification
- Emulation

With technology scaling, the design complexity is rapidly growing, and the pressure falls very much on the verification engineer to analyze and ensure that the design performs its functions well and strictly adheres to the design specification. It is crucial to extensively validate a design Pre-Silicon so that the Post-Silicon succeeds in the first pass.

2.2 Design and Verification Challenges

The biggest challenge in the Industry is the short time between the design phase and the delivery of a working silicon chip to the customer. Around 40-50% of the total project resources are utilized in verifying the design. This fact alone is enough to give a numerical analysis of the impact of verification. At the same time, even with technology scaling, the designs and their complexities are improving drastically thus making it harder to verify them in such a short time under stringent constraints.

A few years ago, more than 50% of the chips needed a re-spin due to functional bugs. Even though these designs are tested before taping out, a majority of them were not thoroughly tested. It became essential to know thus when the verification is complete, and this gave rise to the concept of coverage in SystemVerilog.




Figure 2.1: Evolution of Verification Methodologies

2.3 Verification Methodologies

Verification methodologies were introduced to ease the verification effort for large designs by developing modular and reusable environments[5]. OVM was first released in the year 2008 and is an enhanced library adapted from URM (Universal Reuse Methodology) and AVM (Advanced Verification Methodology)[6]. Based on the OVM library and addition of helpful features from VMM, a new library to support the growing verification needs, was developed by Accelera and came to be known as the Universal Verification Methodology(UVM). The Fig.2.1 summarizes the evolution of UVM precisely.




Figure 2.2: Coverage and Assertion driver verification methodology[1]

2.4 Functional Coverage and Assertions

2.4.1 Different coverage metrics

2.4.1.1 Code Coverage

Code coverage is a measure of the extent to which the design code has been exercised using the test bench. However, it does not provide information on whether the design intent has been exercised or not. Code coverage includes the coverage on expressions, toggle of pins and finite state machines. This coverage is tool specific and is generated automatically alongside functional coverage[7].

2.4.1.2 Functional Coverage

Functional coverage provides an analysis of whether the design follows its functional specification and if there are any deviations from the specification. Assertions also could be used to contribute toward functional coverage metrics. Similar to asserting them, the 'cover' keyword can be used for this purpose[3, 8].

2.4.2 Assertions

SVA is one of the most crucial components of the language and finds extensive use in design verification. Its use has become so widespread that many small-medium sized IPs are being verified using this concept alone. It is a language in itself, and it helps to check the corner cases in the design with minimal logic.

To start with, an assertion is simply a check in the design specification that should be true in all conditions. If the check does not hold even once, the assertion fails and reports the same to

the validator. Though there are numerous advantages of using SVA over standard SystemVerilog checks, the biggest of all is that SVA is very user friendly and is readable[9][10]. The methods used in SVA have names which are very true to their function thus making the code self-explanatory. Assertions can also be made part of the design as they are synthesizable. Following are a few examples of the type of assertions that could be used in the design and verification environment.

- RTL assertions to check the intent of the design.
- Block interface assertions for protocol verification and to check the presence of any illegal combinations of ports.
- Chip functionality assertions to check the intent of the block at SoC level.
- Performance implication assertions to check the performance deliverables[1].

2.4.2.1 Immediate Assertions

Immediate assertions are non-temporal and are executed just like statements in a procedural block. They could be compared to an if-else statement but are written with fewer lines of code[11].

2.4.2.2 Concurrent assertions

Concurrent assertions are temporal and are generally used for sophisticated checks that span over multiple clock cycles[12]. They are written using combinations of boolean expressions, sequences, and properties. The 'sequence' of a concurrent assertion is very different from the sequence of UVM test bench, and the prior is just a combination of multiple boolean expressions. A group of these sequences can be written as properties and properties can be 'asserted' or 'covered' as desired.

Chapter 3

UVM Verification Hierarchy

UVM is a class library based on transaction-level modeling and all the verification components communicate via transactions. In any ideal UVM test-bench, the hierarchy is made up of the following components.

- 1. UVM Test-bench
- 2. UVM Test
- 3. UVM Environment

3.1 UVM Environment

A top-level UVM environment encompasses agent and scoreboard components and most often, other environments in its hierarchy[13]. It groups several of the critical components of the test bench so that they could easily be configured at one place in any stage if needed. It can have multiple agents for different interfaces and multiple scoreboards for checks on the different type of data transactions. This way, the environment can enable/disable different verification components for specific tasks all in one place.

3.1 UVM Environment 12

3.1.1 UVM Agent

A UVM agent comprises of the sequencer, driver and the monitor of an interface. Multiple agents could be used to drive multiple interfaces, and they are all connected to the test-bench through the environment component. A UVM agent could be active or passive. Active agents include a driver and have the ability to drive signals, but passive agents only have the monitor and cannot drive pins. Even though a passive agent consists of the monitor only, it is vital to maintaining the level of abstraction that UVM promises and to maintain its structure by having all agents in the environment and not sub-components like monitors by themselves. By default, the agent is considered active, but this could be changed using the *set()* method of the UVM configuration database.

3.1.1.1 UVM sequence item

A UVM sequence item is the most fundamental component of the UVM hierarchy[14, 15]. It is a transaction that contains data items, methods, and may also contain the constraints imposed on them. A sequence item is the smallest transaction that can happen in a verification environment.

3.1.1.2 UVM sequence

A UVM sequence is a collection of transactions, also called the sequence items. A sequence gives us the ability to use the sequence item as per our requirements and to use as many sequence items as we want. The main job of a sequence is to generate transactions and pass them to the sequencer.

3.1 UVM Environment

3.1.1.3 UVM sequencer

A sequencer acts as a medium between the sequence items and the driver to control the flow of transactions from multiple sequences. A TLM interface enables communication between the driver and the sequencer.

3.1.1.4 UVM driver

A driver converts the transactions received from the sequencer into pin level activity on the DUT. To do so, it uses methods such as- get_next_item(), try_next_item(), item_done(), put(). It extends from uvm_driver which inherits from uvm_components. The driver class is generally parameterized with the type of request and response sequence items.

3.1.1.5 UVM Monitor

A UVM monitor looks at the pin level activity of the DUT and converts it back into transactions to send it to other components for further analysis. Generally, the monitor processes transactions like coverage collection and logging before sending them to scoreboards.

3.1.2 UVM Scoreboard

The scoreboard collects the transactions from the monitor and performs checks to verify if the collected data matches the expectation or not. The expectation generally comes from a golden reference model often written in languages such as C/C++ and interfaced with the test bench through Direct Programming Interface(DPI).

3.1 UVM Environment 14



Figure 3.1: UVM Build Phases[2]

3.1.3 UVM Phasing

Phasing is an essential feature of UVM methodology where different phases collect, run and process data to avoid run-time conflicts. Phases are a group of callback methods which could be tasks or functions. All the phases in UVM can be grouped into three main categories which are discussed below[16].

3.1.3.1 Build

The methods in a build phase enable us to build all the components and connect them. These are executed at the start of the simulation. All methods in this phase are functions only and hence execute in zero simulation time. The methods of this phase are shown in Figure 3.1.

3.1.3.2 Run

The stimulus for the test bench is generated and executed in this phase. All the methods in this phase other than $start_of_simulation()$ are tasks and are run in parallel. However, the most commonly used ones are the reset, configure and main methods. A detailed list of all the methods in this phase is shown in Figure 3.2.

3.2 UVM Test 15




Figure 3.2: UVM Run Phases[2]




Figure 3.3: UVM Cleanup Phases[2]

3.1.3.3 Cleanup

This phase is mainly to collect the information from scoreboards and to report/present the information extracted towards the end of the test. This phase contains only functions as its methods which take zero simulation time and is executed bottom up. The methods present in this phase are shown in Figure 3.3.

3.2 UVM Test

A UVM test is a top-level component that encapsulates all the test-specific information. The functions of the test component are-instantiating the environment, configuring it and invoking

3.3 UVM Test bench

sequences through it. In test benches where there are multiple focus tests, a base test is first written extending from the *uvm_test* class that instantiates the top-level environment and all the other focus tests are extended from this base test for more specific testing.

3.3 UVM Test bench

The UVM test-bench instantiates the DUT and the UVM test and configures their connections. This is important as most of the times, the UVM test is passed at run-time and needs to be dynamically instantiated. Since all the tests are registered with UVM Factory, the test-bench can instantiate any test that is already registered.

3.4 UVM Debugging

UVM provides the user with excellent built-in debug facilities that come in the form of 'plusargs' and other features. However, most of these are not explicitly mentioned in the UVM LRM. However, the UVM cookbook mentions some useful features and is the primary source of reference for this section of the paper.

For all of the classes that are derived from the uvm_component, two functions namely <code>print_config()</code> and <code>print_config_with_audit()</code> are useful for debugging needs. These functions can be called in any phase in the child classes, and they print all of the configuration information. This feature is useful to maintain trackers to have more information on the component itself.

The list of components that are registered with the factory, the Configuration Database table, and all the transaction information can be dumped for review whenever required in the

test-bench. Also, the UVM Register Abstraction Layer (RAL) is also an excellent feature of the library[17]. The results section discusses more on UVM debugging features.

Chapter 4

I2C Overview

Often in an extensive electronic system, there is circuitry for intelligence control, a few converters, and application specific chips. Communication protocols were first introduced to help establish communication between these different blocks in consumer electronics.

Serial interconnects such as a Universal Asynchronous Receiver/Transmitter (UART) were first used, and it came with its set of advantages for different applications. However, the downside of traditional communication between serial ports was that they do not provide any data control. This downside led to the development of Serial Peripheral Interface (SPI).

This interface bus was used to facilitate data communication between micro-controllers and other peripherals with the controller acting like a master and the peripherals behaving like a slave. The SPI bus was based on a push/pull technology and could run at very high speeds making it ideal for high-speed communications[18, 19].

Though the concept was very successful, as more slaves were connected to the master, it needed more circuitry and the bus being a single master and multi-slave slave bus was still not

suitable for all applications. Thus, it led to the development of the Inter-Integrated Circuit or the I2C bus which supported a multi-master and multi-master slave configuration and came with less circuitry. Soon after its introduction, the bus was used for short distance communication extensively.

4.1 A brief history of I2C

The I2C bus was originally developed by the then Philips Semiconductors (now NXP semiconductors) to simplify a two-way communication using just two communication lines. One, the serial Data line (SDA) and the other, a serial clock line (SCL). This bi-directional bus was later called I2C as it helped for inter-IC control that facilitates data transfers up to a speed of 5 M bps in unidirectional mode. Apart from this, bidirectional transfers of data can also be made in different speed modes. A standard mode for 100 K bps transfers, a fast mode for transfers between 400 K bps- 1 M bps and an ultra-fast mode for up-to 3.4 M bps transfers.

An important property of an I2C bus is clock stretching. In an I2C bus, instead of the master and slave agreeing to a predefined baud rate, the master controls the clock speed. But in situations where the slave is not able to cooperate with the clock speed set by the master, it has the capability to pull the clock line low till it catches up-to the speed[20, 21]. The master, on the other hand waits till the clock goes high again. However, when the system is in high speed mode, clock stretching is allowed only after receiving an ACK from slave[22].

The main advantage of this protocol is that it facilitates communication between multiple masters and multiple slaves without any loss of data. This is possible by establishing a safe communication path between one master and one slave at one instant of time so that the master

4.2 I2C Protocol

controls only one slave at one point of time. The slaves each have a unique address that is used by the master for a secure connection.

Since the I2C bus is capable of communicating with only one slave at a time, it is more efficient for short-distance communication between many peripherals and finds a good application in SoC architecture. In this project, the slave of an I2C is modeled as a verification IP and is used to validate a master core.

4.1.1 Advantages

- Less circuitry as only two lines are used for communication between multiple masters and multiple slaves
- Unique address to each device that is in the design scope.
- Prevents data corruption

4.2 I2C Protocol

An I2C system typically uses two lines for data transfers. One serial clock line also called SCL, and one serial data line also called SDA. The data transfer using an I2C protocol is done with only these two lines irrespective of the number of masters or slaves connected to the system as shown in Fig.4.1. This also makes the protocol a little slow and limits its use in high-speed data transfers. The communication can be divided into four parts to understand its operation:

4.2 I2C Protocol




Figure 4.1: I2C Master-slave Communication[3]



Figure 4.2: I2C START Condition[4]

4.2.1 Generation of START signal

A start condition is when the I2C is ready for communicating with a slave. To indicate to the slaves that communication is about to start, the master generates a start condition[23]. In terms of logic, this condition occurs when the SDA transitions from high to low while the SCL is high. It can be seen in Fig.4.2. If the master needs to complete data cycles before generating a final stop condition, it can do so using the repeated start condition. This is used to re-establish the master-slave communication without generating a stop condition after the previous data transfer. In this case, the SCL goes from low to high while the SDA is high. It can be seen in Fig.4.3.

4.2 I2C Protocol




Figure 4.4: Data transfer condition[4]

4.2.2 Transfer of data

Immediately after a Start condition is detected, all the slaves anticipate an address byte. This byte helps the slaves to detect if the master wants to establish a connection with one among them and which one exactly. As soon as the slave with the matching address is detected, the slave immediately responds by acknowledging that it is the right slave and the master can start sending data. The slave acknowledges by pulling the SDA low and immediately making it high again. The master core must have the ability to detect this feature, and it has been tested as a part of this study.

4.2.3 Generation of STOP signal

After the master establishes a connection with the desired slave and transfers data, the master has to generate a stop condition to terminate the connection or to connect with a different slave. This condition is crucial if other masters wish to use the SDA and SCL lines. Fig.4.5 shows the stop condition and as it can be seen, the SDA line must go from high to low while the SCL is low to generate a stop condition.



Figure 4.5: I2C STOP Condition

4.3 I2C Master Core




Figure 4.6: I2C master architecture

4.3 I2C Master Core

The I2C master core for the current study has been taken from Opencores[24], an open-source software platform for IP source codes. The architecture of the I2C master core is shown in Fig.4.6. The source code for the master core is distributed among multiple Verilog files which are - the master top module, the bit command controller, the byte command controller. The relationship between these modules is shown in Fig.4.6.

4.3.1 Design Features

- Compatible with multiple masters.
- The clock frequency could be easily programmed by software.
- Includes clock stretching.
- Supports wait state generation.

4.3 I2C Master Core

- The acknowledge bit is software programmable.
- The core has interrupt driven byte-by-byte data transfers.
- The core supports different modes of operating conditions like- start, stop, repeated stop and detects these conditions.
- Support to detect if the bus is busy processing other requests.
- Provides support for both 7-bit and 10-bit addressing modes.
- The design is completely synthesizable.

Chapter 5

I2C Detail Design

5.1 Wishbone Interface Signals

The pin level details of all the wishbone signals in the interface are outlined in Table.5.1.

5.2 Register Model

The I2C design implements a register model which is shown in the table as shown here. This Chapter also explains the in-depth significance of every register and all its fields. The Table.5.2 provides a brief description of what the register is and it's reset value, but each register has its description in the Register description section that expands on bit level details.

The Prescale register is for scaling the SCL clock line. The core uses a 5*SCL internally due to it's architecture and hence this register must be programmed to work at this frequency[19, 25, 26]. This value is changed only when the EN bit of the control register is cleared.

Table 5.1: Wishbone signal details

Table 3.1. Wishbone signal details					
Port	Width	Direction	Description		
wb_clk_i	1	Input	Master clock		
wb_rst_i	1	Input	Active high synchronous reset		
arst_i	1	Input	Asynchronous reset		
wb_adr_i	3	Input	Lower address bits		
wb_dat_i	8	Input	Data going to core		
wb_dat_o	8	Output	Data coming from the core		
wb_we_i	1	Input	Write enable		
wb_stb_i	1	Input	Strobe/Core select input		
wb_cyc_i	1	Input	Valid bus cycle		
wb_ack_o	1	Output	Bus cycle acknowledge		
wb_inta_o	1	Output	Interrupt signal output		

Table 5.2: Registers

Name	Address	Width	Reset Value	Access	Description
PRERlo	0x00	8	0xFF	RW	Clock Prescale register lo-byte
PRERhi	0x01	8	0xFF	RW	Clock Prescale register hi-byte
CTR	0x02	8	0x00	RW	Control register
TXR	0x03	8	0x00	W	Tranmit register
RXR	0x03	8	0x00	R	Receive register
CR	0x04	8	0x00	W	Command register
SR	0x04	8	0x00	R	Status register

Table 5.3: Control Register description

Bit	Access	Description
7	RW	EN- Enable Core bit
6	RW	IEN- Interrupt Enable bit
5:0	RW	Reserved

Table 5.4: Transmit Register description

Bit	Access	Description		
7:1	W	Next byte to transfer via I2C		
0	W	Set to '1' when reading from slave and '0' if writing to it		

5.3 Register Description

This section expands on the details of the registers that were outlined in Table.5.2.

5.3.1 Control Register

The control register controls the core operation. It has an 'EN' bit which has to be set in order for the core to respond to any new commands. This bit is cleared only when there are no transfers in progress which is usually after a 'STOP' condition is generated. This register also has an Interrupt enable bit, IEN which is set to '1' whenever an interrupt is enabled and is '0' when the interrupt is disabled.

5.3.2 Transmit Register

The transmit register contains the data to be sent over the bus as well as the direction of the data transfer. The '0'th bit of this register represents the LSB of data in case of a data transfer but if the transfer is an address transfer, this bit denotes whether the data is written to the slave or read from it.

Table 5.5: Receive Register description

Bit	Access	Description
7:0	R	Last byte received via I2C

Table 5.6: Command Register description

Bit	Access	Description		
7	W	STA,generate start/rep. start condition		
6	W	STO, generate stop condition		
5	W	RD, read from slave		
4	W	WR, write to slave		
3	W	ACK, when receiver sends ACK (=0) or NACK (=1)		
2:1	W	Reserved		
0	W	IACK, Interrupt acknowledge. Clears pending interrupts if set		

5.3.3 Receive Register

The receive register contains the byte that is received over the I2C bus.

5.3.4 Command Register

The command register specifies which conditions to generate and tells the Core what commands to do next. All the bits of this register are automatically cleared and are usually read as Zeros.

5.3.5 Status Register

The status register gives information about the status of the core and if any data transfer is in progress. It has the Busy bit which shows if the core is active and is high as long as there a STOP condition is detected. There is an AL bit which is set if the core loses its arbitration under conditions like an illegal STOP condition detection or if master drives SDA high, but it stays low. The 'TIP' bit is useful to see if there are any data transfers in progress. Finally, this

Table 5.7: Status Register description

Bit	Access	Description		
7	R	RxACK, Received acknowledge from slave		
6	R	Busy, '1' after a START and '0' after a STOP		
5	R	AL, Arbitration lost		
4:2	R	Reserved		
1	R	TIP, Transfer in progress. '1' when transferring data. '0' otherwise		
0	R	IF, Interrupt flag.		

register has an Interrupt flag that is set when there is an arbitration loss or if one byte of data transfer is complete.

Chapter 6

I2C Verification components

This chapter discusses about the architecture of the proposed verification architecture in detail. Fig.6.1 shows the architecture and the various components that are a part of it. A custom script for the current environment helps to generate the required UVM components from a UVM template.

6.1 I2C Interface

The I2C interface consists of the clock, reset and scan insertion signals but is not limited to just the above. It also consists of SCL and SDA signals along with wishbone signals for communication with the wishbone bus functional model and data transfer.

6.1.1 Master Interface

Apart from the standard clock, reset and scan signals, the SDA and SCL signals play a key role in the functioning of the I2C communication protocol. These signals are a part of interface thus making the communication between the slave, master and the bus functional model (BFM)

6.1 I2C Interface




Figure 6.1: I2C Verification Architecture

6.2 I2C Agent 32

much simpler.

6.1.2 Wishbone signals

A list of all the wishbone signals can be seen in Table.5.1.

6.2 I2C Agent

The agent encompasses the sequencer, driver and the monitor classes of the I2C test bench architecture. This class connects the TLM interface between the sequencer and the driver that is vital to allow the flow of transactions to the driver.

6.3 I2C Sequences

6.3.1 I2C data transaction

The I2C data transaction is the smallest entity in the I2C test bench architecture and contains the following ports/values as a part of each instance of it:

- An 8-bit value to select from the available slave addresses. The possible slave values are added as a constraint in the transaction.
- Three random data bytes that are later combined to form an array when sent to the driver. It was observed that the randomization is better when data bytes are separated instead of randomizing an array of them. The variables were also made random cyclic to collect a different set of data and to observe how the nature of the random variable affects functional coverage.

6.4 I2C Wishbone BFM 33

• An random integer which when used with a constraint, acts like a watermark to control the flow of sequences to the driver.

• A 2-bit random variable to decide the buffer depth for each iteration of the driver. It is contained in the transaction and could be any value from 1-3.

6.3.2 Low and mid traffic sequences

The low and mid traffic sequences take an *i2c_data_transaction* as a parameter but differ with the data buffer depth. A low traffic sequence is only one byte deep whereas a mid traffic sequence could be 2 or even 3 bytes deep for data transfers.

6.3.3 Data sequence

The data sequence uses instances of the low and mid traffic sequences and repeats them for a certain watermark that is set in the transaction.

6.4 I2C Wishbone BFM

6.4.1 Working of the BFM

Traditionally, before verification methodologies like OVM and UVM came into existence, BFM were used as drivers to drive the design interfaces. But as more improved methods were developed, a driver handles most of the functions that were previously handled by the BFM. However, the driver is kept untimed and all the behaviors that is timed is preferably kept separate from the driver code and thus BFM came into use again.

The driver controls the BFM anyway and calls the tasks in BFM depending on the protocol

6.4 I2C Wishbone BFM 34

and the interface. To summarize, the driver drives the BFM and the BFM wiggles the device under test (DUT) pins. Similarly, a monitor can call a BFM task that reads from the DUT and return the data read by still keeping all the pin level information hidden from the monitor.

6.4.2 Tasks in the BFM

6.4.2.1 Reset task

The reset task of the wishbone BFM is a static task which resets all the wishbone signals into their default values. A description of the default values and the details of the pins can be seen in the table.

6.4.2.2 Write task

The write task takes in the arguments delay, the master interface handle, the address and the data that needs to be written to the wishbone. After waiting for the number of clock cycles as given by the delay parameter, the write task sends the address and data on the wishbone signals and assigns default values to the other wishbone signals.

6.4.2.3 Read task

The read task is similar to the write task in terms of the parameter it takes in but instead of writing data to the wishbone, the task read data from the given address from the wishbone and outputs that data instead.

6.5 I2C Driver & Monitor

The I2C driver handles all the pin level transactions of the DUT and uses a wishbone BFM to write and read address and data to/from the wishbone. As the test bench does not use any handshaking between components other than the sequencer and the driver, all the transaction handling is done by the driver and the monitor monitors all the coverage on ports except the data ports.

6.6 I2C Scoreboard

The I2C scoreboard receives data packets from the driver for both the expected and the actual transaction. Each packet has the slave address and accompanying data. The data that is written to a slave is the data that is expected to come out of the bus and is thus called as expected data. The data that is read from the bus after every write is the actual data coming from the bus.

Every packet is stored in a queue and comparisons are made to make sure both the slave address and the data match for a successful check.

6.7 I2C Environment

The environment class has instances of the agent, scoreboard and handles the analysis port connections between the driver and the scoreboard for transfer of packets.

6.8 I2C Test 36

6.8 I2C Test

The test class decides which sequence or which group of sequences should be used for the current simulation cycle. A standard UVM test bench can have many such tests and a run time knob could be set to decide which test executes for that current simulation run.

6.9 I2C Top

The *i2c_master_top_test.sv* file contains the top module that instantiates the master core, the 3 I2c slaves with addresses 16,1 and 2 in decimal system respectively. The top module also handles clock generation of the master core. All the assertions pertaining to the I2C bus are in this module[15]. This module contains the clock generator for a 5 MHz clock.

Chapter 7

Results and Discussion

The results of the simulations and analyses of the results is provided in this chapter. The chapter discusses the simulation results of both the register-transfer level (RTL) and gate level simulation and also goes deeper into the use of UVM specific features and their effectiveness during the debug phase.

7.1 RTL and Gate level Simulations

The simulations at both the RTL and Gate-level are error free and the screen captures of the simulation waveforms can be found in Fig.7.1 and Fig.7.2 respectively. The simulations ran for up to 100,000 times at both RTL and Gate-level and the test successfully passed in both the cases.

The Table.7.1 shows the synthesis results when the master core RTL was synthesized in different technology nodes- 32nm, 65nm and 180nm.

Figs.7.3,7.4,7.5 and 7.6 show the screen captures of the coverage as seen in the IMC (Integrated Metrics Center) tool[27]. When the test was run for a high number of transactions, the




Figure 7.1: RTL simulation Waveforms




Figure 7.2: Net-list simulation Waveforms




Figure 7.3: Overall Coverage

functional coverage of 100% was hit.

7.2 Simulation time dependence on transaction count

It is a known fact that the simulation time depends on the number of transaction sent to the DUT. To provide an accurate representation of this dependency, a simulation experiment was done with varying transactions for each run and the run time was captured using C-DPI. The Fig.7.7shows the captured results through histograms.

7.3 Measure of randomization effectiveness

The SystemVerilog language provides many features to assist a verification engineer to generate random stimulus. To test the effectiveness of a random and a random cyclic variable, an experiment was done to check the functional coverage metric for varying number of transactions. In one case, the variables were made random and in the other, the variables were made random cyclic. The results are summarized in Table.7.2 and shown in Fig.7.8.




Figure 7.4: Functional Coverage of ports




Figure 7.5: Functional Coverage of data(including cross)




Figure 7.6: Coverage on Assertions

Table 7.1: Synthesis results

Technology		180 nm	65 nm	32 nm
Area (μm ²)	Combinational area	6869.01	954.72	974.889
	Buf/Inv area	1031.18	101.88	123.00
	Sequential area	10335.12	1227.60	1084.68
	Total cell area	17204.14	2182.32	2059.58
	Number of Gates	1725	1515	1354
Power (µW)	Cell Internal Power	90.31	4.98	3.96
	Net Switching Power	40.59	2.02	1.23
	Cell Leakage Power	0.69	0.78	217.64
	Total Power	131	7.09	222.84
Timing	Worst path delay	16.14	18.65	18.85
Test Coverage		100%	100%	100%

Table 7.2: Data sets for coverage with rand and randc variables

Data set	1	2	3
Transactions	20	200	2000
rand variables	76.56%	98.44%	95.31%
randc variables	78.12%	99.22%	100%




Figure 7.7: Transactions and simulation time relationship




Figure 7.8: Rand and randc variables

```
| Excelium | Num | factory -print - all types | Num |
```

Figure 7.9: UVM factory components

7.4 UVM features for debugging

The concept of UVM Factory and Configuration Database are the major features of UVM that make it stand out from the already successful OVM methodology. The Figs.,7.9,7.10 and 7.11 show the screen captures of the Factory components and database dump as seen in the simulator.

All the components of the test bench are registered with the UVM Factory so that their types could be overridden at any time including run-time. This is a useful feature as we can dynamically change the type of a class or instance without any changes in code by simply using run time UVM switches. This is also the reason why the objects in UVM are created using a type_id instead of a 'new()' constructor. A dump of the factory components in the current scope can be seen in Fig.7.9.

The UVM configuration database works like a look up table and helps to store values or types that can be accessed throughout the environment. Using this method, a value can be "set" by any component in the resource database and any component can retrieve or "get" its value. A dump of this database for the current verification environment is shown in Fig.7.11.

7.5 Observations 44




Figure 7.10: UVM Sequence viewer

Figure 7.11: UVM Configuration DB

7.5 Observations

After a successful verification of the master core under several constraints, the following can be concluded:

- 1. The master core can only read/write up-to 3 bytes of data after a start condition is seen and before a stop is generated. The number of bytes for processing was handled by a random variable in the transaction which can take any value between 1-3.
- 2. The master core responds well for both 3-bit and 7-bit addressing modes. Both the cases were verified successfully.
- 3. The master core works well in the normal mode for data processing.
- 4. The simulation time is proportional to the number of transactions driven by the driver to

7.5 Observations 45

the DUT and this can be seen in the Fig.7.7.

5. The functional coverage improves as the number of transactions increase and this can be concluded from the Fig.7.2.

- 6. Using the results obtained by using random and random cyclic variables in transactions, it can be said that using random cyclic variables provide better coverage even if the total transactions are not too high.
- 7. The synthesis results were as expected as chip area decreased with technology advancement as seen in Table.7.1.
- 8. The leakage power was low in higher technology nodes and the increased as the technology node reduces as seen in Table.7.1.

Chapter 8

Conclusion

The master core was successfully verified under various constraints, and the effort has been documented in this paper. The functional coverage goal of 100% was successfully met, and more on it has been elaborated in the previous chapters. Overall, the master core was tested with multiple slaves, and the simulation results showed no data mismatches, and it could be said that the design works well for normal speed mode. Looking at the coverage metrics, it is safe to say that the design functions well and delivers what it promises.

8.1 Future Work

The verification effort to validate the master core was successful, and the coverage goals were met. There are other claims in the design document that could be validated through a further study on the same topic and by enhancing the current test-bench. A few suggestions for a continued effort in this area are presented here:

• The master core was tested with multiple slaves and was found to work well. However, the test bench can be extended to study if it works well with a multi-master configuration.

8.1 Future Work 47

• The current verification environment successfully tested the master core in the normal speed mode. However, the design document claims that the core works well for high-speed modes which has not been tested in this study.

 Clock stretching was also not tested in the current environment as only the normal speed mode was verified.

- [1] Ashok B. Mehta. ASIC/SoC Functional Design Verification. Springer, 2018.
- [2] Emden R. Gansner, eleftherios Koutsofios, and Stephen North. *Drawing graphs with dot*, January 2015.
- [3] Pallavi Atha Anuja Dhar, Ekta Dudi and Hema Tiwari. Coverage driven verification of I2C Protocol using system Verilog. *International Journal of Advanced Research in Engineering and Technology*, 7(3):103–113, 2016.
- [4] Wavedrom. URL: https://wavedrom.com.
- [5] Deepa Kaith, Janakkumar B. Patel, and Neeraj Gupta. An Introduction to Functional Verification of I2C Protocol using UVM. *International Journal of Computer Applications*, 121(13), 07 2015.
- [6] B. Santosh Kumar, L. Ravi Chandra, A. L. G. N. Aditya, and Fazal Noor Basha & T. Praveen Blessington. Design and functional verification of i2c master core using ovm, 05 2012.
- [7] K. Fathy, K. Salah, and R. Guindi. A proposed methodology to improve UVM-based test generation and coverage closure. In 2015 10th International Design Test Symposium (IDT), pages 147–148, Dec 2015. doi:10.1109/IDT.2015.7396754.

[8] IEEE Approved Draft Standard for System Verilog–Unified Hardware Design, Specification, and Verification Language. IEEE P1800/D6, August 2012, pages 1–1312, Dec 2012.

- [9] G. Tumbush and Chris Spear. SystemVerilog for Verification, Third Edition: A Guide to Learn- ing the Testbench Language Features. Springer, 2012.
- [10] P. D. Mulani. SoC Level Verification Using System Verilog. In 2009 Second International Conference on Emerging Trends in Engineering Technology, pages 378–380, Dec 2009. doi:10.1109/ICETET.2009.205.
- [11] Ray Salemi. *The UVM Primer: An Introduction to the Universal Verification Methodology.* Number 4. Boston Light Press, 2013.
- [12] IEEE Standard for Universal Verification Methodology Language Reference Manual.

 IEEE Std 1800.2-2017, pages 1–472, May 2017. doi:10.1109/IEEESTD.2017.

 7932212.
- [13] W. Ni and J. Zhang. Research of reusability based on UVM verification. In 2015 IEEE 11th International Conference on ASIC (ASICON), pages 1–4, Nov 2015. doi:10.1109/ASICON.2015.7517189.
- [14] K. Salah. A UVM-based smart functional verification platform: Concepts, pros, cons, and opportunities. In 2014 9th International Design and Test Symposium (IDT), pages 94–99, Dec 2014. doi:10.1109/IDT.2014.7038594.
- [15] N. Sudhish, B. R. R., and H. Yagain. An Efficient Method for Using Transaction Level Assertions in a Class Based Verification Environment. In 2011 International Symposium on Electronic System Design, pages 72–76, Dec 2011. doi:10.1109/ISED.2011.32.

[16] K. D. Larson. Translation of an existing VMM-based SystemVerilog testbench to OVM. In 2008 45th ACM/IEEE Design Automation Conference, pages 237–237, June 2008. doi:10.1145/1391469.1391529.

- [17] T. Lins and E. Barros. The development of a hardware abstraction layer generator for system-on-chip functional verification. In 2010 VI Southern Programmable Logic Conference (SPL), pages 41–46, March 2010. doi:10.1109/SPL.2010.5483004.
- [18] NXP Semiconductors. *I2C-bus specification and user manual*, v.6 edition, April 2014.
- [19] Purvi Mulani, Jignesh Patoliya, Hitesh Patel, and Dharmendra Chauhan. Verification of I2C DUT using System Verilog. *International Journal of Advanced Engineering Technology*, 1, 2010.
- [20] L. M. Kappaganthu, M. D. Prakash, and A. Yadlapati. I2C protocol and its clock stretching verification using system verilog and UVM. In 2017 International Conference on Inventive Communication and Computational Technologies (ICICCT), pages 478–480, March 2017. doi:10.1109/ICICCT.2017.7975245.
- [21] J. Oberg, W. Hu, A. Irturk, M. Tiwari, T. Sherwood, and R. Kastner. Information flow isolation in I2C and USB. In 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pages 254–259, June 2011.
- [22] I2C Primer. URL: https://www.i2c-bus.org/i2c-primer/.
- [23] Jonathan Valdez and Jared Becker. Understanding the I2C Bus. 2015.
- [24] Opencores. URL: https://opencores.org.
- [25] Richard Herveille. *I2C- Master Core Specification*. Opencores, July 2003.

[26] M. Sukhanya and K. Gavaskar. Functional verification environment for I2C master controller using system verilog. In 2017 Fourth International Conference on Signal Processing, Communication and Networking (ICSCN), pages 1–6, March 2017. doi:10.1109/ICSCN.2017.8085732.

[27] V. Viswanathan, J. Runhaar, D. Reed, and J. Zhao. Tough Bugs vs. Smart Tools - L2/L3 Cache Verification Using System Verilog, UVM and Verdi Transaction Debugging. In 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), pages 25–29, Dec 2016. doi:10.1109/MTV.2016.15.

Appendix I

Source Code

I.1 Interface

```
interface i2c_master_interface;
2
     //port declarations
     logic clk;
3
     logic reset;
4
     logic test_mode;
5
     logic scan_in0;
6
     logic scan_out0;
7
     logic scan_en;
8
     var logic wb_clk_i;
9
10
     var logic wb_rst_i;
     logic rstn;
11
     logic [31:0] wb_adr_i;
12
     logic [7:0] wb_dat_o;
13
```

I.1 Interface I-2

```
14
     wire [7:0] wb_dat_i;
     logic wb_we_i;
15
     logic wb_stb_i;
16
     logic wb_cyc_i;
17
18
     wire wb_ack_o;
19
     logic wb_inta_o;
     wire scl;
20
     wire sc10_o;
21
22
     wire scl0_oen;
23
     wire sda;
24
     wire sda0_o;
     wire sda0_oen;
25
26 endinterface : i2c_master_interface
```

```
1 //
2 //
3 //
       Author :: Shravani Balaraju
      Date Created :: 2019-01-19
4 //
5 //
      Module name :: i2c data transaction
6 //
7 //
  'define TRANSACTION_WATERMARK 100
9
10 class i2c_data_transaction extends uvm_sequence_item ;
11
      Class variables
14
     rand logic [7:0] addr;
15
     randc logic [7:0] data0;
16
17
     randc logic [7:0] data1;
     randc logic [7:0] data2;
18
19
     rand logic [2:0][7:0] data_in;
```

```
20
     rand bit[1:0] send_data_packets;
21
     rand integer send_data_transactions;
22
     logic[7:0] data_byte;
23
24
25
     constraint c1 {
       send_data_packets > 0;
26
27
28
     }
29
     constraint c2{
30
31
       send_data_transactions == 'TRANSACTION_WATERMARK;
     }
32
33
34
     constraint c3{
       addr inside {7'b0010_000, 7'b0000_001, 7'b0000_010};
35
36
     }
37
38
     constraint c4{
39
       data0 != data1;
40
       data0 != data2;
       data1 != data2;
41
     }
42
43
44 //-
```

```
45 // Analysis ports
46 //------
47
48 //------
49 // Covergroups
50 //------
51
52 //------
53 // new function
54 //-----
  function new(string name = "");
55
56
 super.new(name);
57
58
 endfunction: new
59
60 //-----
61 // UVM Phases
62 //-----
63
64
65
66 //-----
67 // Tasks/Functions
68 //_____
69
```

```
70
     'uvm_object_utils_begin(i2c_data_transaction)
71
       'uvm_field_int(addr, UVM_ALL_ON)
       'uvm_field_int(data0, UVM_ALL_ON)
72
       'uvm_field_int(data1, UVM_ALL_ON)
73
74
       'uvm_field_int(data2, UVM_ALL_ON)
       'uvm_field_int(data_byte, UVM_ALL_ON)
75
     'uvm_object_utils_end
76
77
78
   endclass: i2c_data_transaction
```

I.3 Sequencer

I.3 Sequencer

```
1 //
     *************************
2 //
3
  11
      Author :: Shravani Balaraju
4 //
      Date Created :: 2019-01-19
5 //
      Module name :: i2c data sequence
6 //
7 //
8
  class i2c_low_traffic_sequence extends uvm_sequence#(
     i2c_data_transaction);
     'uvm_object_utils(i2c_low_traffic_sequence)
10
11
    integer loop_dut;
    i2c_data_transaction data_tx;
12
    integer 1;
13
14
    function new(string name = "");
15
16
      super.new(name);
17
      1 = 0;
18
    endfunction: new
```

I.3 Sequencer

```
19
20
21
     task body();
22
23
       begin
24
       data_tx = i2c_data_transaction::type_id::create(.name(
          $sformatf("data_tx%0d",1)),.contxt(get_full_name()));
25
       start item (data tx);
26
       assert(data_tx.randomize() with {data_tx.send_data_packets
           == 1 ; );
27
       loop_dut = data_tx.send_data_transactions;
28
       uvm_config_db #(integer) :: set(null, "uvm_low_traffic_seq"
          ,"looping",loop_dut);
29
       uvm_config_db #(integer) :: set(null, "uvm_low_traffic_seq"
          ,"low_seq_count",1);
30
       _set_transaction_data_as_array;
       finish_item(data_tx);
31
32
       1++;
33
       end
34
     endtask : body
35
     task _set_transaction_data_as_array;
36
         data_tx.data_in[0] = data_tx.data0;
37
         data_tx.data_in[1] = data_tx.data1;
38
         data_tx.data_in[2] = data_tx.data2;
39
```

I.3 Sequencer I-9

```
40
     endtask : _set_transaction_data_as_array
41
42
   endclass : i2c_low_traffic_sequence
43
44
   class i2c_medium_traffic_sequence extends uvm_sequence#(
      i2c_data_transaction);
     'uvm_object_utils(i2c_medium_traffic_sequence)
45
46
       i2c_data_transaction data_tx;
47
       integer m;
48
     function new(string name = "");
49
50
       super.new(name);
51
       m = 0;
52
     endfunction: new
53
54
     task body();
55
56
57
       begin
58
       data_tx = i2c_data_transaction::type_id::create(.name(
          $sformatf("data_tx%0d",m)),.contxt(get_full_name()));
59
       start item (data tx);
60
       assert(data_tx.randomize() with { data_tx.
          send_data_packets <= 3;});</pre>
61
       _set_transaction_data_as_array;
```

I.3 Sequencer I-10

```
62
       uvm_config_db #(integer) :: set(null, "uvm_med_traffic_seq"
          , " med_seq_count " ,m);
63
       finish_item(data_tx);
64
       m ++;
65
       end
66
     endtask: body
67
     task _set_transaction_data_as_array;
68
          data tx.data in[0] = data tx.data0;
69
          data_tx.data_in[1] = data_tx.data1;
70
          data_tx.data_in[2] = data_tx.data2;
71
72
     endtask : _set_transaction_data_as_array
73
74
   endclass : i2c_medium_traffic_sequence
75
76
77
78
79
80 class i2c_data_sequence extends uvm_sequence#(
      i2c_data_transaction);
81
     'uvm_object_utils(i2c_data_sequence)
82
83 //-
84 //
         Class variables
```

I.3 Sequencer

```
86
87
   int loop_data;
88
   int loop_dut;
89 i2c_data_transaction data_tx;
90 i2c_low_traffic_sequence low_seq;
91 i2c_medium_traffic_sequence med_seq;
92 integer 1;
93 integer m;
94
95 //-----
96 // Analysis ports
97 //----
98
100
   // Covergroups
101
   //--
102
103
104 // new function
   //-----
105
106
     function new(string name = "");
107
       super.new(name);
108
      1 = 0;
109
      m = 0;
```

I.3 Sequencer I-12

```
110
      endfunction: new
111
112
    //—
113
          UVM Phases
    //
114
    //-
115
116
          Tasks/Functions
117
    11
118
119
120
      task body();
121
        data_tx = i2c_data_transaction::type_id::create(.name("
           data_tx"),.contxt(get_full_name()));
122
        low_seq = i2c_low_traffic_sequence::type_id::create(.name(
           "low_seq"),.contxt(get_full_name()));
123
        med_seq = i2c_medium_traffic_sequence::type_id::create(.
           name("med_seq") ,. contxt(get_full_name()));
124
125
        m_sequencer.set_arbitration(UVM_SEQ_ARB_USER);
126
          data_tx.randomize();
127
          loop_dut = data_tx.send_data_transactions;
128
129
      repeat (loop_dut)
130
        begin
        low_seq. start (m_sequencer, this, 400);
131
```

I.3 Sequencer I-13

```
132
        med_seq.start(m_sequencer, this, 200);
133
        end
134
      'uvm_info(get_name(), $sformatf("status: %t Testbench
         complete ", $time()), UVM_LOW)
135
136
      endtask: body
137
138
      task post body();
139
      uvm_config_db #(integer) :: set(null, "uvm_low_traffic_seq","
         low_seq_count",1);
      uvm_config_db #(integer) :: get(null, "uvm_med_traffic_seq","
140
         med_seq_count",m);
141
      display("\n\n\t\t\t transactions = display("\n\n\t);
142
      endtask : post_body
143
144
    endclass: i2c_data_sequence
145
146 typedef uvm_sequencer#(i2c_data_transaction)
       i2c_data_sequencer;
```

```
1 //
     ************************
2 //
3 //
     Author :: Shravani Balaraju
4 //
     Date Created :: 2019-01-19
5 //
     Module name :: i2c driver
6 //
7 //
8
  class i2c_driver extends uvm_driver#(i2c_data_transaction);
    'uvm_component_utils(i2c_driver)
10
11
13 // Class variables
  //-----
14
    virtual i2c_master_interface mif;
15
16
    parameter PRER_LO = 3'b000;
17
    parameter PRER_HI = 3'b001;
18
    parameter CTR = 3'b010;
    parameter RXR = 3'b011;
19
```

```
20
     parameter TXR
                      = 3'b011;
21
     parameter CR
                       = 3'b100;
22
     parameter SR
                       = 3'b100;
23
24
     parameter TXR_R = 3'b101; // undocumented / reserved
        output
     parameter CR_R = 3'b110; // undocumented / reserved
25
        output
26
27
     parameter RD = 1'b1;
     parameter WR = 1'b0;
28
29
     logic [7:0] SADR;
     logic [7:0] q, data_read_from_wb;
30
31
     logic [7:0] sending_random_data;
32
     logic [7:0] storing_data_sent[$];
33
     int i = 0;
34
     int j = 0;
35
     int loopit;
36
     int data_loop;
37
     i2c_data_transaction data_txn;
38
39
  //---
40
   // Analysis ports
   //---
41
42
```

I.4 Driver I-16

```
uvm_analysis_port #(i2c_data_transaction) data_to_bfm;
43
44
     uvm_analysis_port #(i2c_data_transaction) data_from_bfm;
45
46
   // Covergroups
47
48
   //---
49
50
   // new function
51
   //----
52
53
     function new(string name, uvm_component parent);
54
       super.new(name, parent);
55
       data_to_bfm = new("data_to_bfm", this);
56
       data from bfm = new("data from bfm", this);
57
     endfunction: new
58
59
   //-
60
   // UVM Phases
61
62
63
     function void build_phase(uvm_phase phase);
64
       super.build_phase(phase);
       void '(uvm_resource_db#(virtual i2c_master_interface)::
65
         read_by_name
```

```
(.scope("ifs"), .name("i2c_master_interface"), .val(mif)
66
            ));
     endfunction: build_phase
67
68
69
     task run_phase(uvm_phase phase);
70
     reset();
71
     drive();
72
     endtask: run_phase
73
     function void final_phase(uvm_phase phase);
74
75 // $finish;
76
     endfunction
77
78
   //---
         Tasks/Functions
79 //
   //-----
80
81
82
  virtual task reset();
83 begin
84 fork
85
     begin
86
       mif.clk = 1'b0;
87
       mif.reset = 1'b0;
88
       mif.scan_in0 = 1'b0;
89
       mif.scan_en = 1'b0;
```

```
90
        mif.test_mode = 1'b0;
91
        //resetting the core
92
93
        mif.rstn = 1'b1;
94 #2;
95
        mif.rstn = 1'b0;
        repeat(1) @(posedge mif.clk);
96
        mif.rstn = 1'b1;
97
98
          @(posedge mif.clk);
99
      //
100
      end
101 join
102 end
103
104
    endtask
105
106
    virtual task drive();
107
108
      begin
        reset_wb_signals;
109
110
111
112
        forever begin
          seq_item_port.get_next_item(data_txn);
113
114
        // sending_random_data = data_txn.data_in;
```

```
115
            storing_data_sent[i] = sending_random_data;
116
          data_loop = data_txn.send_data_packets;
117
          storing_data_sent[0] = data_txn.data0;
          storing_data_sent[1] = data_txn.data1;
118
119
          storing_data_sent[2] = data_txn.data2;
120
          SADR = data_txn.addr;
121
122
123
124
125
        load_i2c_prescalar_values;
              // 'uvm_info(get_name(), $sformatf("status: %t
126
                  programmed pre-scalar registers", $time()), UVM_LOW
                  )
127
        enable_master_core;
128
        write_slave_address_to_wb(SADR);
129
        set_start_command;
130
        check_tip_bit;
131
        present_slave_memory_address;
132
        set_write_command;
133
        check_tip_bit;
134
        write_data_to_slave;
        write_slave_address_to_wb(SADR);
135
136
        set_start_command;
137
        check_tip_bit;
```

```
138
        present_slave_memory_address;
139
        set_write_command;
140
        check_tip_bit;
141
        set_read_bit_for_slave01(SADR);
142
        set_start_command;
143
        check_tip_bit;
144
        read_data_from_slave;
145
        acknowledge slave read;
146
        check_slave_addr;
147
        set_stop_command;
148
        repeat (2000) @(posedge mif.clk);
149
        seq_item_port.item_done();
150
151
        end
152 end
153
    endtask : drive
154
155
156
157
    task reset_wb_signals;
158
            i2c_wb_master_bfm::wb_reset(mif);
159
             // 'uvm_info(get_name(), $sformatf("status: %t Wishbone
                signals reset. Starting TB", $time()), UVM_LOW)
160 endtask : reset_wb_signals
161
```

```
162
163
164
165
    task acknowledge_slave_read;
166
            // read data from slave
167
            i2c_wb_master_bfm::wb_write(1,mif, CR, 8'h20); //
                set command (read, mif.wb_ack_o_read)
168
            // 'uvm_info(get_name(), $sformatf("status: %t read +
               wb_ack ", $time()), UVM_LOW)
169
170
    endtask : acknowledge_slave_read
171
172
173
174
175
    task set_read_bit_for_slave01(logic [7:0] slaveaddr);
176
            // drive slave address
177
            i2c_wb_master_bfm::wb_write(1,mif, TXR, {slaveaddr,RD}
                ); // present slave's address, set read-bit
178
   endtask : set_read_bit_for_slave01
179
180
181
182
183
```

```
184
185
    task set_stop_command;
186
             i2c_wb_master_bfm::wb_write(1, mif, CR,
                                                            8'h40); //
                 set command (stop)
187
             // 'uvm_info(get_name(), $sformatf("status: %t
                Generating stop condition ", $time()), UVM_LOW)
188
189
    endtask : set_stop_command
190
191
192
193
194
195
    task present_illegal_slave_address;
196
        //TRX changed to CR here
197
               // send memory address
198
               i2c_wb_master_bfm::wb_write(1, mif, TXR,
                                                              8'h88);
                  // present slave's memory address
199
        set_write_command;
200
        // 'uvm_info(get_name(), $sformatf("status: %t Write address
            - 10 in slave memory", $time()), UVM_LOW)
201
               check tip bit;
202
               // slave should have send Nack
203
        // 'uvm_info(get_name(), $sformatf("status: %t Check for
           nack", $time()), UVM_LOW)
```

```
204
               // if (!q[7])
           // 'uvm_info(get_name(), $sformatf("status: %t expected
205
             Nack, received ack ", $time()), UVM_LOW)
206 endtask : present_illegal_slave_address
207
208
209
210
211
212
    task check_tip_bit;
213
             // check tip bit
214
             i2c_wb_master_bfm::wb_read(1,mif, SR, q);
215
             while (q[1])
216
                  i2c_wb_master_bfm::wb_read(1,mif, SR, q); // poll
                      it until it is zero
217
        // 'uvm_info(get_name(), $sformatf("status: %t tip bit back
           to '0', $time(), UVM_LOW)
218 endtask : check_tip_bit
219
220
221
222
223
224
    task present_slave_memory_address;
225
             // send memory address
```

```
226
            i2c_wb_master_bfm::wb_write(1,mif, TXR,
                                                           8'h01); //
                 present slave's memory address
    endtask : present_slave_memory_address
227
228
229
230
    task check_slave_addr;
231
        write_slave_address_to_wb(SADR);
232
        set start command;
233
        check_tip_bit;
234
        present_illegal_slave_address;
235
        check_tip_bit;
236
237
    endtask : check_slave_addr
238
239
240
    task load_i2c_prescalar_values;
241
            i2c_wb_master_bfm::wb_write(1,mif, PRER_LO, 8'hfa); //
                load prescaler lo-byte
242
            i2c_wb_master_bfm::wb_write(1,mif, PRER_LO, 8'hc8); //
                load prescaler lo-byte
243
            i2c_wb_master_bfm::wb_write(1,mif, PRER_HI, 8'h00); //
                load prescaler hi-byte
244 endtask : load_i2c_prescalar_values
245
246
```

```
247
248
249
    task enable_master_core;
250
                   // Enable master core
251
            i2c_wb_master_bfm::wb_write(1,mif, CTR,
                                                           8'h80); //
                 enable core
            // 'uvm_info(get_name(), $sformatf("status: %t Master
252
               core enabled ", $time()), UVM LOW)
253 endtask : enable_master_core
254
255
256
257
258
    task write_data_to_slave;
259
        i2c_data_transaction data_packet_to_dut ;
260
261
262
        // sending/writing data to the slave
263
          repeat (data_loop) begin
264
               // send memory contents
265
               i2c_wb_master_bfm::wb_write(1,mif, TXR,
                  storing_data_sent[i]); // present data
266
               set_write_command;
        // 'uvm_info(get_name(), $sformatf("status: %t Writing
267
           random data = %0h", $time(), storing_data_sent[i]),
```

I.4 Driver I-26

```
UVM_LOW)
268
           data_packet_to_dut = i2c_data_transaction::type_id::
              create("data_packet");
269
270
           // $cast(data_txn, data_packet);
271
           data_packet_to_dut.data_byte = storing_data_sent[i];
272
           data_packet_to_dut.addr = SADR;
273
            $display("data_packet = %0h", data_packet_to_dut.
           data_byte);
274
           data_to_bfm.write(data_packet_to_dut);
275
          i = i + 1;
276
             check_tip_bit;
          end
277
278
          i = 0;
279
280
281
    endtask : write_data_to_slave
282
283
284
285
286
287
288
    task read_data_from_slave;
289
        i2c_data_transaction data_packet_from_dut;
```

```
290
291
292
293
            //Comparing/reading the data sent earlier
294
        repeat(data_loop) begin
295
                i2c_wb_master_bfm::wb_write(1, mif, CR,
                                                                8'h20)
                    ; // set command (read, mif.wb_ack_o_read)
296
                 // 'uvm info(get name(), $sformatf("status: %t read
                   + wishbone ack ", $time()), UVM_LOW)
297
          check_tip_bit;
298
                // check data just received
299
                 i2c_wb_master_bfm::wb_read(1,mif, RXR,
                    data_read_from_wb);
300
          data_packet_from_dut = i2c_data_transaction::type_id::
             create("data_packet1");
301
          data_packet_from_dut.data_byte = data_read_from_wb;
302
          data_packet_from_dut.addr = SADR;
          data_from_bfm.write(data_packet_from_dut);
303
304
          i = i + 1;
305
        end
306
          i = 0;
    endtask: read data from slave
307
308
309
310
```

```
311
312
313
314
315
    task write_slave_address_to_wb(logic [7:0] slaveaddr);
316
            i2c_wb_master_bfm::wb_write(1,mif, TXR, {slaveaddr,WR}
                ); // present slave address, set write-bit
    endtask : write_slave_address_to_wb
317
318
319
320
321
322
323
324
    task verify_i2c_prescalar_values;
325
            // Verify the pre-scalar values using wb compare
               function
            i2c_wb_master_bfm::wb_cmp(0, mif, PRER_LO, 8'hc8); //
326
               verify prescaler lo-byte
327
            i2c_wb_master_bfm::wb_cmp(0, mif, PRER_HI, 8'h00); //
               verify prescaler hi-byte
328
            // 'uvm_info(get_name(), $sformatf("status: %t Verified
               prescalar values ", $time()),UVM_LOW)
329 endtask : verify_i2c_prescalar_values
330
```

```
331
332
333
334
335
    task set_write_command;
336
            i2c_wb_master_bfm:: wb_write(0, mif, CR, 8'h10); //
                set command (write)
    endtask : set_write_command
338
339
340
341
342
    task set_start_command;
344
            i2c_wb_master_bfm::wb_write(0, mif, CR, 8'h90);
               // set command (start, write)
345
            // 'uvm_info(get_name(), $sformatf("status: %t Setting
               start + write commands", $time()),UVM_LOW)
346 endtask : set_start_command
347
348
349
350 endclass: i2c_driver
```

```
1 //
     ************************
2 //
3 //
     Author :: Shravani Balaraju
     Date Created :: 2019-01-19
4 //
5 //
     Module name :: i2c monitor
6 //
7 //
8
9 import "DPI" function void start_time();
  import "DPI" function void end_time();
10
11
12
13
  class i2c_monitor extends uvm_monitor ;
14
    'uvm_component_utils(i2c_monitor)
15
16
17 //----
18 // Class variables
19 //----
```

```
20
     virtual i2c_master_interface mif;
   //----
21
22
   // Analysis ports
  //-----
23
24
   //-----
25
26
   // Covergroups
   //-----
27
   covergroup cover_master_signals @(mif.wb_adr_i, mif.wb_dat_o,
28
     mif.wb\_dat\_i, mif.wb\_we\_i, mif.wb\_stb\_i, mif.wb\_cyc\_i, mif.
     wb_ack_o, mif.scl, mif.sda);
29
     adr_cov : coverpoint mif.wb_adr_i
30
     {
31
       bins prescalar_values = \{0,1\};
32
       bins control_reg = {'b10};
33
       bins transmit_receive_reg = {'b11};
34
       bins status_reg = \{'b100\};
       ignore_bins reserved_regs = {'b101,'b110};
35
36
     }
37
     we_cov : coverpoint mif.wb_we_i;
38
     stb_cov : coverpoint mif.wb_stb_i;
39
     cyc_cov : coverpoint mif.wb_cyc_i;
40
     ack_cov: coverpoint mif.wb_ack_o;
41
     scl_cov : coverpoint mif.scl;
42
     sda_cov : coverpoint mif.sda;
```

```
43 endgroup
44 //-----
45
   // new function
46
     function new(string name, uvm_component parent);
47
48
       super.new(name, parent);
49
       cover_master_signals = new();
50
     endfunction: new
51
52 //------
53
   // UVM Phases
54
55
56
     function void build_phase(uvm_phase phase);
57
       super.build_phase(phase);
58
       void '(uvm_resource_db#(virtual i2c_master_interface)::
         read_by_name
         (.scope("ifs"), .name("i2c_master_interface"), .val(mif)
59
           ));
60
     endfunction: build_phase
61
62
     task run_phase(uvm_phase phase);
63
64
     endtask: run_phase
65
```

```
66
     function void start_of_simulation_phase(uvm_phase phase);
67
       start_time();
68
     endfunction : start_of_simulation_phase
69
70
     function void final_phase(uvm_phase phase);
71
       end_time();
72
73
74
     endfunction : final_phase
75
76 //----
         Tasks/Functions
77 //
78
   //-
79
80
81
82 endclass: i2c_monitor
```

```
1 //
2 //
3 //
      Author :: Shravani Balaraju
      Date Created :: 2019-03-19
4 //
5 // Module name :: i2c_scoreboard
6 //
7 //
8
   class i2c_scoreboard extends uvm_scoreboard ;
     'uvm_component_utils(i2c_scoreboard)
10
11
  // Class variables
14
     i2c_data_transaction expected[$], actual[$];
15
16
     logic pass;
17
    i2c_data_transaction ac;
     i2c_data_transaction ex;
18
19
     int i;
```

```
20
     int a;
21
     int e;
22
     int p;
23
24
   //--
25
        Analysis ports
   11
26
27
   'uvm_analysis_imp_decl(_expected_pkt)
28
29
   'uvm_analysis_imp_decl(_actual_pkt)
30
31 uvm_analysis_imp_expected_pkt #(i2c_data_transaction,
      i2c_scoreboard) pkt_written_to_core;
32 uvm_analysis_imp_actual_pkt #(i2c_data_transaction,
      i2c_scoreboard) pkt_read_from_core;
33 //-----
34
   // Covergroups
  //--
35
36
37
38
   covergroup cross_exp_act ;
39
     exp_data: coverpoint ex.data_byte;
40
     ac_data: coverpoint ac.data_byte;
41
     cross_data: cross exp_data, ac_data
42
     {
```

```
43
       ignore_bins ignore_when_values_unequal = cross_data with (
          exp_data != ac_data);
44
     }
45
   endgroup
46
47
48
   // new function
   //-----
49
50
     function new(string name, uvm_component parent);
51
       super.new(name, parent);
52
       i = 0;
53
       e = 0;
       a = 0;
54
55
       p = 0;
56
       pass = 1;
57
       cross_exp_act = new();
58
       pkt_written_to_core = new("pkt_written_to_core", this);
59
       pkt_read_from_core = new("pkt_read_from_core", this);
60
       ex = i2c_data_transaction::type_id::create("ex_data");
61
       ac = i2c_data_transaction::type_id::create("ac_data");
62
     endfunction: new
63
64
   //----
65
   // UVM Phases
66
  //—
```

```
67
68
     function void build_phase(uvm_phase phase);
69
       super.build_phase(phase);
70
     endfunction: build_phase
71
72
     task run_phase(uvm_phase phase);
       //$display("\n\n \t\tTest running ...");
73
74
        forever begin
75
          wait(expected.size() != 0 && actual.size() != 0);
76
         ex = expected.pop_front();
77
         ac = actual.pop_front();
         if(ex.addr == ac.addr)
78
79
         compare_data(ex.data_byte, ac.data_byte);
          else begin
80
81
            expected.push_front(ex);
82
            actual.push_front(ac);
       end
83
84
       end
85
     endtask: run_phase
86
87
     function void final_phase(uvm_phase phase);
88
       if(pass == 1 \&\& p != 0)
89
          $display("\n\n \t\tTest passed! \n\n");
90
       else begin
```

```
91
          $display("\n\n\t\tTest failed with %0d data mismatches
             \n'', i);
92
        end
93
      endfunction : final_phase
94
95
   //--
96
   11
          Tasks/Functions
97
    //----
98
    function void write_expected_pkt(i2c_data_transaction exp_pkt)
99
      // $display ("Received write data = %0h, addr = %0b", exp_pkt.
100
         data_byte, exp_pkt.addr);
101
      expected.push_back(exp_pkt);
102
      e = e + 1;
103
    endfunction : write_expected_pkt
104
105
    function void write_actual_pkt(i2c_data_transaction act_pkt);
106
      //$display("Received read data = %0h, addr = %0b", act_pkt.
         data_byte, act_pkt.addr);
107
      actual.push_back(act_pkt);
108
      a = a + 1;
109
    endfunction : write_actual_pkt
110
111
    function void compare_data(logic [7:0] ex, logic [7:0] ac);
```

```
112 int d = 0;
113
      if(ex == ac)
114
      begin
115
        'uvm_info(get_name(), $sformatf("DATA MATCH:: Expected data
            matches received data %0h", ac), UVM_LOW)
116
        cross_exp_act.sample();
117
        p = p + 1;
118
      end
119
      else if (ex != bx \& ac != bx)
120
      begin
        'uvm_warning(get_name(), $sformatf("DATA MISMATCH::
121
           Expected data matches = %0h, received data %0h", ex, ac))
122
        cross_exp_act.sample();
123
        pass = 0;
124
        i = i + 1;
125
      end
126
      else
127
        d = 0;
128
        //do nothing
129
130
    endfunction : compare_data
132
133
   endclass: i2c_scoreboard
```

```
1 //
    ************************
2 //
3 //
    Author :: Shravani Balaraju
4 //
    Date Created :: 2019-02-03
5 // Module name :: i2c_wb_master_bfm
6 //
7 //
  class i2c_wb_master_bfm extends uvm_component;
   'uvm_component_utils(i2c_wb_master_bfm)
9
10
11 //-----
12 // Class variables
13 //------
14 virtual i2c_master_interface mif;
15
16
 //----
17 // Analysis ports
18 //-----
19
```

```
21 // Covergroups
22 //-----
23
24 //-----
25 // new function
26 //------
27
    function new(string name, uvm component parent);
28
     super.new(name, parent);
29
30
    endfunction: new
31
32 //-----
33 // UVM Phases
34
35
36
    function void build_phase(uvm_phase phase);
     super.build_phase(phase);
37
38
     void '(uvm_resource_db#(virtual i2c_master_interface)::
       read_by_name
       (.scope("ifs"), .name("i2c_master_interface"), .val(mif)
39
         ));
40
    endfunction: build_phase
41
42
    task run_phase(uvm_phase phase);
```

```
43
44
     endtask: run_phase
45
46
47
48
49 // Tasks/Functions
50
51
   static task wb_reset;
52
     input virtual interface i2c_master_interface mif;
53
54
     mif.wb_adr_i = 1'bx;
     mif.wb_dat_o = 1'bx;
55
56
     mif. wb\_cyc\_i = 1'b0;
     mif.wb_stb_i = 1'bx;
57
58
     mif.wb_we_i = 1'bx;
59
     #1;
60
61
62 endtask
63
64
   static task wb_write;
     input integer delay;
65
     input virtual interface i2c_master_interface mif;
66
     input logic[7:0] addr;
67
```

```
68
     input logic [7:0] data;
69
       repeat (delay) @(posedge mif.clk);
70
     #1;
     begin
71
72
     mif.wb_adr_i = addr;
73
     mif.wb_dat_o = data;
74
     mif.wb\_cyc\_i = 1'b1;
75
     mif.wb stb i = 1'b1;
     mif.wb\_we\_i = 1'b1;
76
77
       $display("Writing data %0h to address %0h", data, addr);
78
     @(posedge mif.clk);
79
     wait (mif.wb_ack_o == 1'b1)
80
     repeat(2) @(posedge mif.clk);
81
     mif.wb\_cyc\_i = 1'b0;
82
     mif.wb_stb_i = 1'b0;
83
     mif.wb_adr_i = bz;
84
     mif.wb_dat_o = bz;
85
     mif.wb_we_i = 1'h0;
86
     end
87
   endtask : wb_write
88
   static task wb_read;
89
90
   input integer delay;
     input virtual interface i2c_master_interface mif;
91
92
     input logic[7:0] addr;
```

I.7 Wishbone BFM

```
93
      output logic [7:0] data;
94
        repeat(delay) @(posedge mif.clk);
95
96
      begin
97
      repeat(delay) @(posedge mif.clk);
98
      #1;
99
      mif.wb_adr_i = addr;
100
      mif.wb dat o = 1'bz;
101
      mif.wb\_cyc\_i = 1'b1;
102
      mif.wb_stb_i = 1'b1;
103
      mif.wb_we_i = 1'b0;
104
        $display("Q from read is %0h", data);
105
106
      wait (mif.wb_ack_o == 1'b1)
107
108
      repeat(2) @(posedge mif.clk)
109
      mif.wb\_cyc\_i = 1'b0;
110
      mif.wb_stb_i = 1'b0;
111
      mif.wb_adr_i = bz;
              = mif.wb_dat_i;
112
      data
113
      mif.wb_we_i = 1'b0;
    // $display("reading data %0h from address %0h", data, addr);
114
115
      end
116
    endtask : wb_read
117
```

I.7 Wishbone BFM

```
118
    static task wb_cmp;
119
      input integer delay;
120
      input virtual interface i2c_master_interface mif;
121
      input [31:0] addr;
122
      input [31:0] data;
123
      logic [31:0] q;
124
125
      begin
126
      // $display("Reading q");
127
      //
         wb_read (delay, mif, addr, q);
      // $display("Value of q =\%h",q);
128
129
        if (data !== q)
130
          $display("Data compare error. Received %h, expected %h
131
             at time %t", q, data, $time);
132
      end
133
    endtask
134 endclass: i2c_wb_master_bfm
```

I.8 Agent

I.8 Agent

```
1 //
     *********************
2 //
3 //
      Author :: Shravani Balaraju
4 //
     Date Created :: 2019-02-05
5 //
     Module name :: i2c_agent
6 //
7 //
8
9
  class i2c_agent extends uvm_agent;
10
    'uvm_component_utils(i2c_agent)
11
12
14
  // Class members
  //----
15
  i2c_data_sequencer i2c_sqr;
17 i2c_driver i2c_dv;
18 i2c_monitor i2c_mon;
19
```

I.8 Agent

```
20 //i2c_base_slave base_slave;
21
22
23 //------
24 // Analysis ports
25 //------
26
27 //------
28 // Covergroups
29 //-----
30
31 //------
32 // new function
33 //-----
  function new(string name, uvm_component parent);
34
35
    super.new(name, parent);
36
37
  endfunction: new
38
39
40
41 //-----
42 // UVM Phases
43 //-----
44
```

I.8 Agent

```
45
     function void build_phase(uvm_phase phase);
46
       super.build_phase(phase);
47
     i2c_sqr = i2c_data_sequencer::type_id::create(.name("i2c_sqr
        ") , . parent (this));
48
     i2c_dv = i2c_driver::type_id::create(.name("i2c_dv"),.parent
        (this));
49 // base_slave = i2c_base_slave::type_id::create(.name("
      base slave"),.parent(this));
50
     i2c_mon = i2c_monitor::type_id::create(.name("i2c_mon"),.
        parent(this));
51
52
53
     endfunction: build_phase
54
55
     function void connect_phase(uvm_phase phase);
56
       super.connect_phase(phase);
57
       i2c_dv.seq_item_port.connect(i2c_sqr.seq_item_export);
58
59
     endfunction : connect_phase
60
61
62
63
64
   // Tasks/Functions
65 //—
```

I.8 Agent	I-49

69 endclass: i2c_agent

I.9 Environment

I.9 Environment

```
1 //
    ************************
2 //
3 //
    Author :: Shravani Balaraju
    Date Created :: 2019-01-19
4 //
5 // Module name :: i2c_env
6 //
7 //
8
9
10 class i2c_env extends uvm_env;
    'uvm_component_utils(i2c_env)
11
12
14 // Class variables
  //----
15
  i2c_agent agent;
16
17 i2c_scoreboard i2c_sb;
18 //-----
19 // Analysis ports
```

I.9 Environment

```
21
22 //------
23 // Covergroups
24 //-----
25
26 //-----
  // new function
27
28
29
    function new(string name, uvm_component parent);
      super.new(name, parent);
30
31
    endfunction: new
32
33
35
  // UVM Phases
36
  //---
37
38
    function void build_phase(uvm_phase phase);
39
      super.build_phase(phase);
      agent = i2c_agent::type_id::create(.name("agent"),.parent(
40
        this));
41
    i2c_sb = i2c_scoreboard::type_id::create(.name("i2c_sb"),.
      parent(this));
42
    endfunction: build_phase
```

I.9 Environment

```
43
44
     task run_phase(uvm_phase phase);
45
46
     endtask: run_phase
47
48
     function void connect_phase(uvm_phase phase);
49
50
       super.connect_phase(phase);
51
       agent.i2c_dv.data_to_bfm.connect(i2c_sb.
          pkt_written_to_core);
       agent.i2c_dv.data_from_bfm.connect(i2c_sb.
52
          pkt_read_from_core);
53
54
     endfunction : connect_phase
55
56
57
   // Tasks/Functions
58
   //--
59
60
61
62 endclass: i2c_env
```

I.10 Test

I.10 Test

```
1 //
    ***********************
2 //
3 // Author :: Shravani Balaraju
4 // Date Created :: 2019-02-06
5 // Module name :: i2c test
6 //
7 //
8
9
10 class i2c_master_top_test extends uvm_test;
11
    'uvm_component_utils(i2c_master_top_test)
12
14 // Class variables
15 //_____
16
  i2c_env menv;
17 //-----
18 // Analysis ports
19 //-----
```

I.10 Test

```
20
21 //_____
22
  // Covergroups
23 //-----
24
  //-----
25
  // new function
26
  //------
27
    function new(string name, uvm_component parent);
28
29
     super.new(name, parent);
30
    endfunction: new
31
32 //-----
33
  // UVM Phases
34
35
36
    function void build_phase(uvm_phase phase);
     super.build_phase(phase);
37
38
     menv = i2c_env::type_id::create(.name("menv"),.parent(this
       ));
39
    endfunction: build_phase
40
41
    task run_phase(uvm_phase phase);
42
     i2c_data_sequence data_seq;
43
     phase.raise_objection(.obj(this));
```

I.10 Test

```
data_seq = i2c_data_sequence::type_id::create(.name("
44
          data_seq") ,. contxt(get_full_name()));
       assert(data_seq.randomize());
45
       data_seq.start(menv.agent.i2c_sqr);
46
47
       phase.drop_objection(.obj(this));
48
     endtask: run_phase
49
50
51
52
         Tasks/Functions
53
54
55
56
57
58 endclass
```

I.11 Slave

```
1 //
     ********************
2 //
     File: i2c_slave_model.sv
3 //
4 //
5 //
6
7
  module i2c_slave_model (scl, sda);
9
    //
10
    // parameters
11
    11
12
    parameter I2C_ADR = 7'b000_0000;
13
14
15
    //
    // input && outpus
16
17
    11
    input scl;
18
19
    inout sda;
```

```
20
21
     11
22
     // Variable declaration
23
     //
24
     wire debug = 1'b1;
25
     reg [7:0] mem [3:0];
26
     reg [7:0] memory_address;
27
28
     reg [7:0] memory_data_out;
29
     reg sta , detect_start;
30
31
     reg sto, detect_stop;
32
33
     reg [7:0] shift_reg;
34
                read_write;
     reg
35
36
     wire
                my_adr;
37
     wire
                i2c_reset;
38
     reg [2:0] bit_cnt;
                acc_done;
39
     wire
                load_count;
40
     reg
41
42
                sda_o;
     reg
                sda_dly; // delayed version of sda
43
     wire
44
```

```
45
     // statemachine declaration
46
     parameter idle
                            = 3'b000;
47
     parameter slave_ack = 3'b001;
48
     parameter get_mem_adr = 3'b010;
49
     parameter gma_ack
                            = 3'b011;
                    = 3'b100;
50
     parameter data
     parameter data_ack = 3'b101;
51
52
53
     reg [2:0] state;
54
55
     11
     // module body
56
57
     //
58
59
     initial
60
     begin
61
        sda_o = 1'b1;
62
        state = idle;
63
     end
64
     // generate shift register
65
66
     always @(posedge scl) begin
67
       shift_reg \le {shift_reg[6:0], sda};
68
     end
69
     // detect my_address
```

```
70
     assign my_adr = (shift_reg[7:1] == I2C_ADR);
71
     always @(my_adr) begin
72
     end
73
     // generate bit-counter
74
75
     always @(posedge scl)
       if (load_count)
76
         bit_cnt <=
77
                       3'b111;
78
       else
79
         bit_cnt \le bit_cnt - 3'h1;
80
     // generate access done signal
81
     assign acc_done = !(|bit_cnt);
82
83
84
              sda_dly = sda;
     assign
85
86
     // detect start condition
87
88
     always @(negedge sda)
89
       if (scl)
90
         begin
91
                    <= 1'b1;
              sta
92
       detect_start <=
                          1'b0;
93
       sto
             <= 1'b0;
94
```

```
if (debug)
95
96
                 $display("DEBUG i2c_slave; start condition
                    detected at %t", $time);
97
          end
        else
98
99
                    1'b0;
           sta <=
100
101
      always @(posedge scl)
102
        detect_start <=
103
      // detect stop condition
104
105
      always @(posedge sda)
        if (scl)
106
107
          begin
108
              s t a <=
                        1'b0;
109
              s t o <=
                        1'b1;
110
111
              if (debug)
112
                $display("DEBUG i2c_slave; stop condition detected
                   at %t", $time);
113
          end
114
        else
115
          sto <= 1'b0;
116
117
      //generate i2c_reset signal
```

```
118
      assign i2c_reset = sta || sto;
119
120
      // generate statemachine
121
      always @(negedge scl or posedge sto)
122
        if (sto || (sta && !detect_start) )
123
          begin
               state <= idle; // reset statemachine</pre>
124
125
126
               sda_o \leftarrow 1'b1;
127
               load_count
                                    1'b1;
                              <=
128
          end
129
        else
130
          begin
131
               // initial settings
132
               sda o <=
                           1'b1;
133
               load_count
                              <= 1'b0;
134
135
               case(state) // synopsys full_case parallel_case
136
                   idle: // idle state
137
                     if (acc_done && my_adr)
138
                        begin
139
                                        slave ack;
                            state <=
140
                            read_write <= shift_reg[0];</pre>
141
                            sda_o <= 1'b0; // generate i2c_ack
142
```

```
143
                            #2;
144
                            if (debug && read_write)
145
                              $display("DEBUG i2c_slave; command
                                 byte received (read) at %t", $time)
146
                            if (debug && !read_write)
147
                              $display("DEBUG i2c_slave; command
                                 byte received (write) at %t", $time
                                 );
148
149
                            if (read_write)
150
                              begin
151
                                  memory_data_out <=
                                                         mem[
                                     memory_address];
152
153
                                  if (debug)
154
                                    begin
155
                                         #2 $\display("DEBUG i2c_slave
                                            ; data block read %x from
                                             address %x (1)",
                                            memory_data_out,
                                            memory_address);
156
                                         #2 $\display("DEBUG i2c_slave
                                            ; memcheck [0]=\%x, [1]=\%x
                                            , [2]=\%x", mem[4'h0], mem
```

```
[4'h1], mem[4'h2]);
157
                                      end
158
                               end
159
                        end
160
161
                    slave_ack:
                      begin
162
                           if (read_write)
163
164
                             begin
165
                                  state <=
                                              data;
166
                                              memory_data_out[7];
                                 sda_o \ll
167
                             end
168
                           else
169
                             state <= get_mem_adr;</pre>
170
171
                           load count
                                          <= 1'b1;
172
                      end
173
174
                    get_mem_adr: // wait for memory address
                      if (acc_done)
175
                        begin
176
177
                             state <=
                                         gma_ack;
178
                             memory_address <=
                                                   shift_reg;
                             sda_o \leftarrow !(shift_reg \leftarrow 15);
179
180
```

```
181
                            if (debug)
182
                                 $display("DEBUG i2c_slave; address
                                    received. adr=%x, ack=%b",
                                    shift_reg , sda_o);
183
                        end
184
                   gma_ack:
185
186
                      begin
187
                          state <= data;
188
                          load_count
                                          <=
                                             1'b1;
189
                      end
190
191
                    data: // receive or drive data
192
                      begin
193
                          if (read_write)
194
                            sda_o <= memory_data_out[7];</pre>
195
196
                          if (acc_done)
197
                            begin
198
                                 state <=
                                             data_ack;
199
                                 memory_address <= #2 memory_address</pre>
                                    + 8'h1;
200
                                 sda_o <= (read_write && (
                                    memory_address <= 15) );</pre>
201
```

```
202
                                if (read_write)
203
                                  begin
204
                                       #3 memory_data_out <= mem[
                                          memory_address];
205
206
                                       if (debug)
                                         #5 $display("DEBUG i2c_slave
207
                                            ; data block read %x from
                                             address %x (2)",
                                            memory_data_out,
                                            memory_address);
208
                                  end
209
210
                                if (!read_write)
211
                                  begin
212
                                       mem[ memory_address[3:0] ] <=
                                            shift_reg; // store data
                                          in memory
213
214
                                       if (debug)
215
                                         #2 $\display("DEBUG i2c_slave
                                            ; data block write %x to
                                            address %x", shift_reg,
                                            memory_address);
216
                                  end
```

```
217
                             end
218
                      end
219
                    data_ack:
220
221
                      begin
222
                           load_count <= 1'b1;</pre>
223
                           if (read_write)
224
225
                             if (shift_reg[0])
226
                               begin
227
                                                idle;
                                    state <=
                                    sda_o <=
228
                                                1'b1;
229
                               end
230
                             else
231
                               begin
232
                                    state <=
                                                data;
233
                                    sda_o <=
                                                memory_data_out[7];
234
                               end
235
                           else
                             begin
236
237
                                  state <=
                                              data;
238
                                  sda_o <=
                                              1'b1;
239
                             end
240
                      end
241
```

```
242
               endcase
243
          end
244
      // read data from memory
245
246
      always @(posedge scl)
247
        if (!acc_done && read_write)
          memory_data_out <= {memory_data_out[6:0], 1'b1};</pre>
248
249
250
      // generate tri-states
      assign sda = sda_o ? 1'bz : 1'b0;
251
252
253
254
255
256 endmodule
```

```
'include "uvm macros.svh"
   'include "i2c_pkg.sv"
2
   'include "i2c_master_interface.sv"
3
4
5
  module test;
6
     import uvm_pkg::*;
7
     import i2c_pkg::*;
8
9
     // Interface declarations
     i2c_master_interface mif();
10
11
     parameter SADR
                        = 7'b0010_000;
12
     parameter SADR1
                        = 7'b0000_01;
     parameter SADR2
13
                        = 7'b0000_010;
14
15
       // hookup wishbone_i2c_master core
16
     i2c_master_top top (
       .reset (mif.reset),
17
18
              .clk(mif.clk),
              .scan_in0(mif.scan_in0),
19
20
              .scan_en(mif.scan_en),
21
              .test_mode(mif.test_mode),
22
              .scan_out0(mif.scan_out0),
       .wb_clk_i(mif.clk),
23
```

```
24
        . wb_rst_i(1'b0),
25
        .arst_i (mif.rstn),
26
        . wb_adr_i ( mif . wb_adr_i [2:0]),
27
        . wb_dat_i (mif.wb_dat_o),
28
        .wb_dat_o(mif.wb_dat_i),
29
        .wb_we_i(mif.wb_we_i),
30
        . wb_stb_i (mif.wb_stb_i),
31
        .wb cyc i(mif.wb cyc i),
32
        .wb_ack_o(mif.wb_ack_o),
33
        .wb_inta_o(mif.wb_inta_o),
34
        .scl_pad_i (mif.scl),
        .scl_pad_o(mif.scl0_o),
35
36
        . scl_padoen_o (mif.scl0_oen),
37
        .sda_pad_i(mif.sda),
38
        .sda_pad_o(mif.sda0_o),
39
        .sda_padoen_o(mif.sda0_oen)
40
     );
41
42
43
     // hookup i2c slave model
44
45
     i2c_slave_model #(SADR) i2c_slave (
46
        . scl (mif. scl),
47
        .sda(mif.sda)
48
     );
```

```
49
     i2c_slave_model #(SADR1) i2c_slave1 (
50
51
       . scl (mif. scl),
       .sda(mif.sda)
52
53
     );
54
     i2c_slave_model #(SADR2) i2c_slave2 (
55
56
       .scl(mif.scl),
57
       .sda(mif.sda)
58
     );
59
            // create i2c lines
60
     delay m0_scl (mif.scl0_oen ? 1'bz : mif.scl0_o, mif.scl),
61
62
           m0_sda (mif.sda0_oen ? 1'bz : mif.sda0_o, mif.sda);
     pullup p1(mif.scl); // pullup mif.scl line
63
64
     pullup p2(mif.sda); // pullup mif.sda line
65
   initial
66
67
   begin
       timeformat(-9,2,"ns", 16);
68
   'ifdef SDFSCAN
69
70
       $sdf_annotate("sdf/i2c_master_top_tsmc18_scan.sdf", test.
          top);
71
   'endif
       void '(uvm_resource_db#(virtual i2c_master_interface):: set
72
```

```
(.scope("ifs"), .name("i2c_master_interface"), .val(mif)
73
             ));
74
            force i2c_slave.debug = 1'b0; // disable i2c_slave
               debug information
75
            force i2c_slave1.debug = 1'b0;
76
            force i2c_slave2.debug = 1'b0;
77
            $set_coverage_db_name("i2c_master_top");
78
            run test();
79
80 end
81
82
   property start_condition;
83
   @(posedge mif.clk) mif.scl \mid - \rangle ##[1:$] !mif.sda;
85
   endproperty
86
87
   assert property (start_condition);
88
89
   cover property (start_condition);
90
91
   property stop_condition;
92
   @(posedge mif.clk) !mif.scl l \rightarrow \#[1:\$] \$fell(mif.sda);
93
   endproperty
94
95
   assert property (stop_condition);
```

```
96
    cover property (stop_condition);
98
99
    property data_transfer_condition;
100 @(posedge mif.clk) mif.scl |-> ##[1:$] $rose(mif.sda) ##[1:$]
       $fell(mif.sda) ##[1:$] !mif.scl;
101
    endproperty
102
103
    assert property (data_transfer_condition);
104
   cover property (data_transfer_condition);
105
106
107
108
    always #100 mif.clk = ~mif.clk;
109
    endmodule
110
111
    module delay (in, out);
112
      input
             in;
113
      output out;
114
115
      assign out = in;
116
117
      specify
118
        (in => out) = (600,600);
119
      endspecify
```

120 endmodule

I.13 UVM component generator script

```
1 \# !/ bin/csh -f
2 #
3 # Example: /uvm_component_generator.sh <class_name> <
      uvm_component_name>
4
5 setenv UVM_FILE "i2c_$1.sv"
6
7 #copy template to a new file
8 cp uvm_template.sv $UVM_FILE
9
10 echo $UVM_FILE
11 #sed command to change the class name
  sed "s/--classname --/i2c_$1/g" $UVM_FILE | tee $UVM_FILE.1
   sed "s/--uvmobject--/$2/g" $UVM_FILE.1 | tee $UVM_FILE.2
13
14 setenv DATE 'date +%Y-%m-%d'
   sed "s/--date--/$DATE/g" $UVM_FILE.2 | tee $UVM_FILE
16
   /bin/rm -f $UVM_FILE.1 $UVM_FILE.2
18
  if (\$3 == "c") then
19
20
     mv $UVM_FILE ../ src/
21 endif
```

I.14 UVM Template

```
1 //
    **********************
2 //
3 // Author :: Shravani Balaraju
4 // Date Created :: —date—
5 // Module name :: —classname—
6 //
7 //
8
9
10 class — classname — extends — uvmobject — ;
   'uvm_component_utils(--classname --)
11
12
14 // Class variables
15 //-----
16
17 //-----
18 // Analysis ports
19 //-----
```

I.14 UVM Template

```
20
21 //------
22 // Covergroups
23 //------
24
25 //------
26 // new function
27 //------
    function new(string name, uvm_component parent);
28
29
     super.new(name, parent);
30
31
   endfunction: new
32
34 // UVM Phases
35
36
37
    function void build_phase(uvm_phase phase);
38
     super.build_phase(phase);
39
    endfunction: build_phase
40
41
42
    task run_phase(uvm_phase phase);
43
44
    endtask: run_phase
```

I.14 UVM Template

45		
46		
47		
48	//	
49	// Tasks/Functions	
50	//	
51		
52		
53		
54	endclass: —classname—	

Appendix II

Wavedrom Help Guide

Wavedrom is a JavaScript application that helps to describe digital timing diagrams. Table.II.1 shows a list of common notations and the result of that notation on the final waveform. The description of the waveform is written in terms of simple combinations of the notations outlined in the Table. A simple example for drawing a waveform along with the syntax is given below:




Figure II.1: Example Waveform

Table II.1: Wavedrom Instructions and Waves

Notation	Waveform	
р	р	
P	P •	
n	n	
N	N 🖠	
h	h	
Н	pH	
1	1	
L	nL	
,,	p	
'x'	px	
'='	p= /	

The above code gives the following resulting waveform.