{"payload":{"header_redesign_enabled":false,"results":[{"id":"178051904","archived":false,"color":"#b2b7f8","followers":0,"has_funding_file":false,"hl_name":"tisla002/Mips-Processor","hl_trunc_description":"A single cycle MIPS processor with forwarding, working with basic commands.","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":178051904,"name":"Mips-Processor","owner_id":30598119,"owner_login":"tisla002","updated_at":"2019-03-27T18:51:41.909Z","has_issues":true}},"sponsorable":false,"topics":["verilog","xilinx"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":98,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Atisla002%252FMips-Processor%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/tisla002/Mips-Processor/star":{"post":"xjVVcq3G7f5XpoOqL7JG7cA6THvGFbR4SG4G-xuvpATnFBsA6Lw8rb3ruN2AP_cF38nRGIxpX-8YMK7Bkuuf0g"},"/tisla002/Mips-Processor/unstar":{"post":"UvN-JzNCED8QukDv1aJuB-jfkAfbT0s4Mik1fWHsT-sVxRXHEcUntK4zdeorR6BAH_OgOedSt1_LQJe2-6UPYA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"OIoPZJlm9YiKFxWb9fSWbE-p1j3QcHFivW8g5hUTi7FfpNpdIlJUNe4gvAL4C10hHOfvCBIvfhyeWl2U0e2ZrQ"}}},"title":"Repository search results"}