# **Event Queue Dialect:**Bridging Structure and Control


# **Lowering Pipeline**



# **Lowering Pipeline**



## **Lowering Pipeline**




## **Async Dialect**



https://llvm.discourse.group/t/rfc-new-dialect-for-modelling-asynchronous-execution-at-a-higher-level/1345

#### **Inside Accelerator**



#### **Motivation**

- ▶ Existing dialects cannot describe programs at a detailed enough level
  - Hardware hierarchy and properties
  - Model data movement and buffer allocation
  - Heterogenous processors with distributed event-based control

#### **Motivation**

- Existing dialects cannot describe programs at a detailed enough level
  - Hardware hierarchy and properties
  - Model data movement and buffer allocation
  - Heterogenous processors with distributed event-based control


- Accurate performance estimation of heterogenous system
  - High abstraction level
  - Fast estimation
  - Custom lowering

## **High Level Dialect – PyTorch to ATen**


```
func @graph( %arg0: tensor<16xf32>, %arg1: tensor<16xf32>) -> tensor<16xf32> {
    %0 = aten.constant()
    %arg2 = aten.add(%arg0, %arg1, %0) {acdc_layer_name = "L0-add-0"}
    return %arg2
}
```

## **High Level Dialect – Extending ATen**

```
func @graph( %arg0: memref<16xf32>, %arg1:
        memref<16xf32>) -> memref<16xf32> {
  %m0 = aten.acap_alloc()
  %s0 = aten.acap_copy(%m0, %arg0)
  %v0 = aten.acap tensor load(%m0, %s0)
  %m1 = aten.acap alloc()
  %s1 = aten.acap_copy(%m1, %arg0)
  %v1 = aten.acap tensor load(%m1, %s1)
  %s2 = aten.constant()
  %m2 = aten.acap_alloc()
  %v2 = aten.add(%v0, %v1, %s2)
  %s3 = aten.acap_tensor_store(%v2, %m2)
  %m3 = aten.acap alloc()
  %s4 = aten.acap_copy(%m2, %m3, %s3)
  %s5 = aten.acap wait all(%s4)
  return %m3
```



#### **Inside Accelerator**



#### **EQueue Dialect**

- Model structure and capture hardware properties
- Explicit data movements
- Concurrency between controllers
- Simulator


- Case study on input stationary dataflow on systolic array
- Different levels of abstractions from linalg to equeue dialect

%aie\_mem = equeue.create\_mem "mem", [11], f32, SRAM




```
%aie_mem = equeue.create_mem "mem", [11], f32, SRAM
```

%aie\_core = equeue.create\_proc "core", AlEngine







```
%aie_mem = equeue.create_mem "mem", [11], f32, SRAM
%aie_core = equeue.create_proc "core", AlEngine
%dma = equeue.create_dma "dma":()->i32
```




## **Arbitrary Hardware Hierarchy**




## **Arbitrary Hardware Hierarchy**




## **Arbitrary Hardware Hierarchy with FPGA Property**




# **Modeling Large Scale Hardware**



## **Modeling Large Scale Hardware**




## **Modeling Large Scale Hardware**



# **Explicit Data Movements**

## **Explicit Data Movements among Memory**


```
%sram = equeue.create mem "sram", [64], f32, SRAM
%mem = equeue.create_mem "mem", [4], f32, SRAM
%sram buffer = equeue.alloc %sram, [4], f32
%pe_buffer = equeue.alloc %mem, [4], f32
%data = equeue.read( %sram buffer )
equeue.write( %data, %pe buffer )
equeue.dealloc(%sram_buffer)
equeue.dealloc(%pe buffer)
```



# **Concurrency between Controllers**


A processor can issue and receive launch operation

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    %data = equeue.read(%sram_buffer)
    equeue.write(%data, %aie_buffer)
    ...
    equeue.return
}
```




A processor can issue and receive launch operation

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...
    %done_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)
    ...
    equeue.return
```




- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...
    %done_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)
    ...
    equeue.return
```




- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.

```
%microblaze = equeue.create_proc Microblaze
%start = memcpy(%start_memcpy, ...)
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...
    %done_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)
    ...
    equeue.return
```



- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.
  - Event queue: stores operation waiting for events


```
DMA
                                                    memcpy
%microblaze = equeue.create proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
                                                    Microblaze
= %0, %1, %2) in ( %start, %microblaze){
                                                    launch
  %sram buffer = equeue.alloc %sram, [4], f32
  %aie_buffer = equeue.alloc %mem, [4], f32
  %done dma = equeue.memcpy(%start dma, %sram buffer, %aie buffer,
  %dma)
  equeue.return
```



- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.

**DMA** 

- Event queue: stores operation waiting for events
- Sequential Execution




- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.

**DMA** 

- Event queue: stores operation waiting for events
- Sequential Execution

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32

    %aie_buffer = equeue.alloc %mem, [4], f32
...
    %done_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)
...
    equeue.return
```




- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.

**DMA** 

- Event queue: stores operation waiting for events
- Sequential Execution

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...

    **Mone_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)
```



equeue.return

- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.
  - Event queue: stores operation waiting for events
  - Sequential Execution


```
deue.create_proc Microblaze

DMA

memcpy
```

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...
    %done_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)


...
    equeue.return
```



- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.
  - Event queue: stores operation waiting for events
  - Sequential Execution



```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...
    %done_dma = equeue.memcpy(%start_dma, %sram_buffer, %aie_buffer, %dma)
    ...
    equeue.return
```




- A processor can issue and receive launch operation
  - For launching operation, all resources requires explicit handler to pass control.
  - Processors are asynchronous: starts on receiving the start event ends with a done event.

**DMA** 

- Event queue: stores operation waiting for events
- equeue.await: block till events happen

```
%microblaze = equeue.create_proc Microblaze
%done = equeue.launch (%sram, %mem, %dma
= %0, %1, %2) in ( %start, %microblaze){
    %sram_buffer = equeue.alloc %sram, [4], f32
    %aie_buffer = equeue.alloc %mem, [4], f32
    ...
    %done_dma = equeue.memcpy(%sram_buffer, %aie_buffer, %start_dma)
    ...

    *equeue.await(%done_dma)
    equeue.return
```



# **A Complete Flow**

## **Rewriting Aten Dialect**

```
func @graph( %arg0: memref<16xf32>, %arg1:
        memref<16xf32>) -> memref<16xf32> {
  %m0 = aten.acap alloc()
  %s0 = aten.acap_copy(%m0, %arg0)
  %v0 = aten.acap tensor load(%m0, %s0)
  %m1 = aten.acap alloc()
  %s1 = aten.acap copy(%m1, %arg0)
  %v1 = aten.acap_tensor_load(%m1, %s1)
  %s2 = aten.constant()
  %m2 = aten.acap alloc()
  %v2 = aten.add(%v0, %v1, %s2)
  %s3 = aten.acap_tensor_store(%v2, %m2)
  %m3 = aten.acap alloc()
  %s4 = aten.acap_copy(%m2, %m3, %s3)
  %s5 = aten.acap wait all(%s4)
  return %m3
```


```
equeue.launch(%kernel, %mem, %dma, %arg0, %arg1, %arg2 =
%aie, %SRAM, %DMA, %0, %1, %2) in (%s2, %microblaze){
   %start = equeue.control start ()
   %m0 = equeue.alloc %mem, [16], f32
   %m1 = equeue.alloc %mem, [16], f32
   %m2 = equeue.alloc %mem, [16], f32
   %s0 = equeue.memcpy(%start, %arg0, %m0, %dma)
   %s1 = equeue.memcpy(%start, %arg1, %m1, %dma)
   %s2 = equeue.control and(%s0, %s1)
   %s3= equeue.launch(%k0, %k1, %k2 = %m0, %m1, %m2) in
   (%s2, %kernel) {
       \%v0 = equeue.read(%k0)
       %v1 = equeue.read(%k1)
       %v2 = addf(%v1, %v2)
       equeue.write(%v2, %m2)
       equeue.return
   %s4 = equeue.memcpy(%s3, %arg2, %2, %dma)
   %s5 = equeue.await(%s4)
   equeue.return}
```

## **Rewriting Aten Dialect**

```
func @graph( %arg0: memref<16xf32>, %arg1:
        memref<16xf32>) -> memref<16xf32> {
  %m0 = aten.acap alloc()
  %s0 = aten.acap_copy(%m0, %arg0)
  %v0 = aten.acap tensor load(%m0, %s0)
  %m1 = aten.acap alloc()
  %s1 = aten.acap copy(%m1, %arg0)
  %v1 = aten.acap_tensor_load(%m1, %s1)
  %s2 = aten.constant()
  %m2 = aten.acap alloc()
  %v2 = aten.add(%v0, %v1, %s2)
  %s3 = aten.acap_tensor_store(%v2, %m2)
  %m3 = aten.acap alloc()
  %s4 = aten.acap_copy(%m2, %m3, %s3)
  %s5 = aten.acap wait all(%s4)
  return %m3
```

```
equeue.launch(%kernel, %mem, %dma, %arg0, %arg1, %arg2 =
%aie, %SRAM, %DMA, %0, %1, %2) in (%s2, %microblaze){
   %m0 = equeue.alloc %mem, [16], f32 [1024], f32, SRAM
   %m1 = equeue.alloc %mem, [16], f32
   %m2 = equeue.alloc %mem, [16], f32 launch(%mem = %SRAM)
   %s0 = equeue.memcpy(%start, %arg0, %m0, %dma)
   %s1 = equeue.memcpy(%start, %arg1, %m1, %dma)
   %s2 = equeue.control and(%s0, %s1)
   %s3= equeue.launch(%k0, %k1, %k2 = %m0, %m1, %m2) in
   (%s2, %kernel) {
       \%v0 = equeue.read(%k0)
       %v1 = equeue.read(%k1)
       %v2 = addf(%v1, %v2)
       equeue.write(%v2, %m2)
       equeue.return
   %s4 = equeue.memcpy(%s3, %arg2, %2, %dma)
   %s5 = equeue.await(%s4)
   equeue.return}
```


## **Rewriting Aten Dialect**



```
equeue.launch(%kernel, %mem, %dma, %arg0, %arg1, %arg2 =
%aie, %SRAM, %DMA, %0, %1, %2) in (%s2, %microblaze){
   %start = equeue.control start ()
   %m0 = equeue.alloc %mem, [16], f32
   %m1 = equeue.alloc %mem, [16], f32
   %m2 = equeue.alloc %mem, [16], f32
   %s0 = equeue.memcpy(%start, %arg0, %1, %dma)
   %s1 = equeue.memcpy(%start, %arg1, %4, %dma)
   %s2 = equeue.control and(%s0, %s1)
   %s3= equeue.launch(%k0, %k1, %k2 = %m0, %m1, %m2) in
    (%s2, %kernel) {
       %v0 = equeue.read(%k0)
       %v1 = equeue.read(%k1)
       %v2 = addf(%v1, %v2)
       equeue.write(%v2, %m2)
       equeue.return
   %s4 = equeue.memcpy(%s3, %arg2, %2, %dma)
   %s5 = equeue.await(%s4)
   equeue.return}
```

```
%start signal = "equeue.control start"():()->!equeue.signal
%done signal, %result = equeue.launch (%act, %weight, %aie core local, %dma, %m0, %m1 = %act in, %weight in,
%aie core, %accel dma, %sram, %aie mem: tensor<16xf32>, tensor<5xf32>, i32, i32, i32, i32)
in (%start_signal, %accel_core): tensor<12xf32> {
                                            %weight sram = equeue.alloc %m0, [5], f32 : !equeue.container<tensor<5xf32>, i32>
                                            "equeue.write"(%weight, %weight sram): (tensor<5xf32>, !equeue.container<tensor<5xf32>, i32>)->()
                                            %act sram = equeue.alloc %m0, [16], f32: !equeue.container<tensor<16xf32>, i32>
                                             "equeue.write"(%act, %act_sram): (tensor<16xf32>, !equeue.container<tensor<16xf32>, i32>)->()
                                            %output sram = equeue.alloc %m0, [16], f32 : lequeue.container<tensor<12xf32>, i32>
                                            %weight mem = equeue.alloc %m1, [5], f32:!equeue.container<tensor<5xf32>, i32>
                                            %act mem = equeue.alloc %m1, [5], f32 :!equeue.container<tensor<5xf32>, i32>
                                            %ofmap mem = equeue.alloc %m1, [1], f32 :!equeue.container<f32, i32>
                                             %start memcpy = "equeue.control start"():()->!equeue.signal
                                            %dma done0 = "equeue.memcpy"(%start memcpy, %weight sram, %weight mem, %dma): (!equeue.signal, !equeue.container<tensor<5xf32>,i32>, !equeue.container<tensor<5xf32>, !equeue.container<tensor<5xf32>, !equeue.container<tenso
                                            %c0 = constant 0:index
                                            %c12 = constant 2:index
                                            %c1 = constant 1:index
                                            %compute done = scf.for %k = %c0 to %c12 step %c1 iter args(%dma start = %start memcpy) -> (!equeue.signal) {
                                                                                         %dma done1 = "equeue.memcpy"(%dma start, %act sram, %act mem, %dma, %k): (!equeue.signal, !equeue.container<tensor<16xf32>,i32>, !equeue.container<tensor<5xf32>, i32>, 
                                                                                         %start compute = "equeue.control and"(%dma done0, %dma done1):(!equeue.signal, !equeue.signal)->!equeue.signal
                                                                                        %compute once = equeue.launch (%act mem local, %weight mem local, %ofmap mem local, %offset =
                                                                                         %act mem, %weight mem, %ofmap mem, %k: !equeue.container<tensor<5xf32>, i32>, !equeue.container<tensor<5xf32>, i32>,
                                                                                         !equeue.container<f32, i32>, index)
                                                                                         in (%start compute, %aie core local) {
                                                                                                                                      %const0 = constant 0.0:f32
                                                                                                                                     "equeue.write"(%const0, %ofmap mem local): (f32, !equeue.container<f32, i32>)->()
                                                                                                                                      %cst0 = constant 0:index
                                                                                                                                     %cst1 = constant 1:index
                                                                                                                                      %cst5 = constant 2:index
                                                                                                                                      scf.for %i = %cst0 to %cst5 step %cst1 {
                                                                                                                                                                                  \%i = affine.apply affine map<(d0,d1)->(d0+d1)>(\%offset,\%i)
                                                                                                                                                                                  %ifmap = "equeue.read" (%act mem local,%j):(!equeue.container<tensor<5xf32>, i32>, index)->f32
                                                                                                                                                                                  %filter = "equeue.read" (%weight mem local,%i):(!equeue.container<tensor<5xf32>, i32>, index)->f32
                                                                                                                                                                                  %ofmap = "equeue.read" (%ofmap mem local):(!equeue.container<f32, i32>) -> f32
                                                                                                                                                                                  %psum = mulf %filter, %ifmap: f32
                                                                                                                                                                                  %ofmap flight = addf %ofmap, %psum: f32
                                                                                                                                                                                  "equeue.write"( %ofmap flight, %ofmap mem local):(f32, !equeue.container<f32, i32>)->()
                                                                                                                                                                                  "scf.yield"():()->() }
                                                                                                                                      "equeue.return"():()->() }
                                                                                        %ofmap_done = "equeue.memcpy"(%compute_once, %ofmap_mem, %output_sram, %dma, %k):(!equeue.signal, !equeue.container<f32, i32>, !equeue.container<tensor<12xf32>, i32>, i
                                                                                        "scf.yield"(%ofmap done):(!equeue.signal)->() }
                                            "equeue.await"(%compute done):(!equeue.signal)->()
                                            %act out = "equeue.read" (%output sram):(lequeue.container<tensor<12xf32>, i32> ) -> tensor<5xf32>
                                           equeue.dealloc %act sram, %weight sram, %output sram, %act mem, %weight mem, %ofmap mem: lequeue.container<tensor<16xf32>, i32>, lequeue.container<tensor<5xf32>, i32>, lequeue.container<tensor<12xf32
"equeue.await"(%done signal):(!equeue.signal)->()
return %result: tensor<12xf32>
```


#### **Visualized Simulation**





- Concurrency
- Synchronized scheduling
- Model execution time
- Await


# Case Study – Input Stationary on Systolic Array

# **Input stationary**












a2	b	2	C	2	d	2	
e2	f2	a1		b1		c1	d1
i2	j2	e1		f1		g1	h1
m2	n	i1		j1		k1	l1
		m	1	n1		01	p1


f1	g1	h1	j1	
e2	f2	g2	i2	
e1	f1	g1	i1	
b2	c2	d2	f2	
b1	c1	d1	f1	
a2	b2	c2	e2	
a1	b1	c1	e1	






## **Read inputs**







# Compute



## compute





A1

A2

B1

B2


C1


C2


D1

D2









A1 A2

B1

B2


C1


C2


D1

D2









## **Example Generator**

- ▶ Generator create large example (mlir) with limited lines of codes (c++)
  - For loop and events
  - declarative builders API (<a href="https://mlir.llvm.org/docs/EDSC/">https://mlir.llvm.org/docs/EDSC/</a>)

- Generator
  - https://github.com/cucapra/event\_queue/blob/scalable/lib/Generator/EQueueScaleSim.cpp
- MLIR Example
  - https://github.com/cucapra/event\_queue/blob/scalable/test/EQueue/scale\_sim\_os.mlir
- Visualizer
  - chrome://tracing/

## Representing Parallel Flow in Equeue Dialect

```
// start signal
start = equeue.start()
// parallel for
for h in arr_height:
    done, ... = equeue.launch(...) in (start, core[h]) {...}
    if h = 0:
         prev done = done
    else:
         prev_done = equeue.control_and(done, prev_done)
// await for done signal to proceed
equeue.await(prev_done)
```

# **Input Stationary Workflow**

```
// Moving in inputs
for t in 0...filter_w * filter_h* channel:
     //inside each pe, read out current map
     //shift current map
     //memcopy from sram to pe registers
// compute and output results
for t in 0...output_size + arr_h + arr_w:
     // memcopy weights from sram to pe registers
     // read the current values in pe registers and calculate ofmap
     // update pe registers and potentially write output to sram
```

## Moving in inputs


```
// Moving in inputs
for t in 0...filter w * filter h* channel:
  // inside each pe, read out current map
  start = equeue.start() //parallel
  for h in arr_height:
     for w in arr width:
        done, ifmap_flight[h][w] = equeue.launch(ifmap_buffer=pe[h][w].ifmap_buffer) in (start, pe[h][w].core) {
          ifmap = equeue.read(ifmap buffer)
          equeue.yield ifmap
       if h = 0 and w = 0:
                                                                                                                     h2
                                                                                                                          j2
                                                                                                                g2
          prev done = done
                                                                                      k1
        else:
                                                                                 m1 | n1 | o1 | p1
          prev done = equeue.control and(done, prev done)
  equeue.await(prev done)
                                                                                     c2
d1
                                                                                 b2
                                                                                c1
  // shift current map
                                                                                 c2
                                                                                      d2
                                                                                     g1
                                                                                      g2
  // memcopy from sram to pe registers
```


## **Moving in inputs**

```
// Moving in inputs
for t in 0...filter_w * filter_h* channel:
  // inside each pe, read out current map
  // shift current map
  start = equeue.start() //parallel
  for h in 1...arr_height:
     for w in arr width:
       done = equeue.launch(ifmap_buffer=pe[h][w].ifmap_buffer, ifmap_flight=ifmap_flight[h-1][w]) in (start, pe[h][w].core) {
          equeue.write(ifmap flight, ifmap buffer)
                                                                                                          h1
                                                                                                                j1
                                                                                                    g1
       if h= 1 and w= 0:
          prev_done = done
                                                                                                          h2
                                                                                               f2
       else:
          prev_done = equeue.control_and(done, prev_done)
  equeue.await(prev done)
  // memcopy from sram to pe registers
```

## **Moving in inputs**

```
// Moving in inputs
                                                                          m1 n1
for t in 0...filter_w * filter_h* channel:
                                                                          b2
  // inside each pe, read out current map
                                                                              d1
                                                                         с1
  // shift current map
  // memcopy from sram to pe registers
  start = equeue.start()
  for w in arr_width:
     //different bank to ensure parallel execution
     done = equeue.memcopy(start, ifmap_sram, ifmap_buffer=pe[0][w].ifmap_buffer, offset, bank)
     if w = 0:
       prev done = done
     else:
       prev_done = equeue.control_and(done, prev_done)
  equeue.await(prev_done)
```





## **Compute and Output Results**


```
// compute and output results
for t in 0...output size + arr h + arr w:
  // memcopy weights from sram to pe registers
  start = equeue.start()
  for n in 0...weights_num (step=write_direction):
     done = equeue.memcopy(start, weights_sram, weight_buffer=pe[n][0].weight_buffer, offset, bank)
     if w = 0:
       prev done = done
     else:
                                                                             E1
                                                                                        b1
       prev done = equeue.control and(done, prev done)
  equeue.await(prev done)
                                                                            A2-
                                                                                                          E1ta1
  // read the current values in pe registers and calculate ofmap
                                                                                                        A1*a1 +A2*a2
                                                                     E1 F1
  // update pe registers and potentially write output to sram
                                                                                  b2
                                                                                            d2
                                                                                                               c2
                                                                                       g2
                                                                                            h2
                                                                                                               g2 → h2
```

## **Compute and Output Results**

```
// compute and output results
for t in 0...output size + arr h + arr w:
  // memcopy weights from sram to pe registers
  // read the current values in pe registers and calculate ofmap
  start = equeue.start()
  for h in arr height:
    for w in arr width:
       done, weight flight[h][w], ofmap flight[h][w]= equeue.launch( start, ifmap buffer=pe[h][w].ifmap buffer,
          ofmap buffer=pe[h][w].ofmap buffer,
          weight buffer=pe[h][w].weight buffer
          ) in (start, pe[h][w].core) {
                                                                                    E1
                                                                                                      с1
                                                                                                                                  с1
          ifmap = ifmap buffer
          weight = weight buffer
                                                                                                b2
                                                                                                      c2
                                                                                                                      a2
                                                                                                                                  c2
                                                                                    A2-
                                                                                                                                        e2
          ofmap old = equeue.read(ofmap buffer)
                                                                                                                      E1ta1
                                                                                                                           A1*b1
                                                                                          A1*a1
          ofmap = ifmap * weight + ofmap old
                                                                                                                      b1
          equeue.yield weights, ofmap
                                                                                                 с1
                                                                                                      d1
                                                                                                                    A1*a1 +A2*a2
                                                                            E1
       if h = 0 and w = 0: prev done = done
       else: prev done = equeue.control and(done, prev done)
                                                                            G1 H1
  equeue.await(prev done)
                                                                                                      h2
                                                                                                                       f2
  // update pe registers and potentially write output to sram
```


## **Compute and Output Results**

```
// compute and output results
for t in 0...output size + arr h + arr w:
  // memcopy weights from sram to pe registers
  // read the current values in pe registers and calculate ofmap
  // update pe registers and potentially write output to sram
  start = equeue.start()
  for r in arr height:
    for c in arr width:
        done = equeue.launch(
          start.
          wflight=wfmap flight[r][c],
          oflight=ofmap flight[r][c],
          wbuffer=wbuffer2s[r][c+1],
          obuffer=obuffer2s[r+1][c],
          //no outputs
          equeue.write(oflight, obuffer)
          equeue.write(wflight, wbuffer)
          if r+c \le t and t \le t of map size t+t arr t+t:
            equeue.writeop(oflight, out sram)
  equeue.await(prev_done)
```




# **High Level Abstractions**

## **Lowering Pipeline**



```
launch (...) in (%start, %accel) {
  generic (E, F, H, W)
}
```

```
launch (...) in (%start, %accel) {
  generic (E, F, H, W)
}
```



Iaunch (...) in (%start, %accel) {
 generic (E, F, H, W)
}


Iaunch (...) in (%start, %accel) {
 generic (E, F, H, W)


Iaunch (...) in (%start, %accel) {
 generic (E, F, H, W/(Ah\*Aw), Ah, Aw)
 }


Iaunch (...) in (%start, %accel) {
 generic (E, F, H/(Ah\*Aw, W, Ah, Aw)
 }

Iaunch (...) in (%start, %accel) {
 generic (E, F, H/(Ah\*Aw, W, Ah, Aw)
 }

Iaunch (...) in (%start, %accel) {
 generic (E, F, H/Ah, W/\*Aw, Ah, Aw)
 }







## **Background: Linalg Dialect**

```
#accesses = [
 affine_map<(E, F, H, W) -> (E, F)>,
 affine map<(E, F, H, W) -> (H, W)>,
 affine map<(E, F, H, W) -> (E, F)>
#trait = {
 args_in = 2,
 args out = 1,
 iterator_types = ["reduction", "reduction", "parallel", "parallel"],
 indexing_maps = #accesses
func @compute(%A: memref<3x3xf32>,%B: memref<5x5xf32>, %C:
memref<3x3xf32>) {
 linalg.generic #trait %A, %B, %C {
  ^bb0(%a: f32, %b: f32, %c: f32):
   %d = "some compute"(%a, %b): (f32, f32)->f32
   linalg.yield %d: f32
 } : memref<3x3xf32>, memref<5x5xf32>, memref<3x3xf32>
 return
70
```

## Background: Representation of Linalg in Loops

```
func @compute(%arg0: memref<3x3xf32>, %arg1: memref<5x5xf32>, %arg2: memref<3x3xf32>) {
 %c3 = constant 3 : index
 %c5 = constant 5 : index
 %c0 = constant 0 : index
 %c1 = constant 1 : index
 scf.for %arg3 = %c0 to %c3 step %c1 {
  scf.for %arg4 = %c0 to %c3 step %c1 {
   scf.parallel (%arg5, %arg6) = (%c0, %c0) to (%c5, %c5) step %c1 {
    %0 = load %arg0[%arg3, %arg4] : memref<3x3xf32>
    %1 = load %arg1[%arg5, %arg6] : memref<5x5xf32>
    %2 = "some compute"(%0, %1) : (f32, f32) -> f32
    store %2, %arg2[%arg3, %arg4]: memref<3x3xf32>
    scf.yield
 return
```

## **Equeue - Highest Level**

```
#accesses = [
 affine map\langle (E, F, H, W) - \rangle (E, F) \rangle,
                                                                                    Kernel
 affine map<(E, F, H, W) -> (H, W)>,
 affine map<(E, F, H, W) -> (E, F)>
#trait = {
                                                                                     Mem
 args in = 2,
 args out = 1,
 iterator_types = ["reduction", "reduction", "parallel", "parallel"],
                                                                                    Accel
 indexing maps = #accesses
equeue.launch(%A=%ifmap, %B = %filter, %C = %ofmap) in (%start_signal, %accel_kernel){
 linalg.generic #trait %A, %B, %C {
  ^bb0(%a: f32, %b: f32, %c: f32):
    %d = "some_compute"(%a, %b): (f32, f32)->f32
    linalg.yield %d: f32
 } : memref<3x3xf32>, memref<5x5xf32>, memref<3x3xf32>
 equeue.return
```

pe core

,, ifmap reg

**→**ofmap reg

**→**filter reg

## **Tiling Linalg**

```
\#map0 = affine map<(d0) -> (1, -d0 + 3)>
equeue.launch(%arg0=%ifmap, %arg1 = %filter,
                                                                 \#map1 = affine map<(d0, d1)[s0] -> (d0 * 3 + s0 + d1)>
%arg2 = %ofmap) in (%start_signal, %accel_kernel){
                                                                 \#map2 = affine map<(d0) -> (1, -d0 + 5)>
 ... // constants
                                                                 \#map3 = affine map<(d0, d1)[s0] -> (d0 * 5 + s0 + d1)>
 scf.for %arg3 = %c0 to %c3 step %c1 {
                                                                 \#map4 = affine map < (d0, d1, d2, d3) -> (d0, d1) >
   scf.for %arg4 = %c0 to %c3 step %c1 {
                                                                 \#map5 = affine map<(d0, d1, d2, d3) -> (d2, d3)>
    scf.parallel (\%arg5) = (\%c0) to (\%c5) step (\%c1) {
      %0 = affine.min #map0(%arg3)
      %1 = affine.min #map0(%arg4)
      %2 = subview %arg0[%arg3, %arg4] [%0, %1] [1, 1] : memref<3x3xf32> to memref<?x?xf32, #map1>
      %3 = affine.min #map2(%arg5)
      %4 = subview %arg1[0, %arg5] [5, %3] [1, 1] : memref<5x5xf32> to memref<5x?xf32, #map3>
      %5 = affine.min #map0(%arg3)
      \%6 = affine.min #map0(\%arg4)
      %7 = subview %arg2[%arg3, %arg4] [%5, %6] [1, 1] : memref<3x3xf32> to memref<?x?xf32, #map1>
      linalg.generic {args in = 2 : i64, args out = 1 : i64, indexing maps = [#map4, #map5, #map4], iterator types =
["reduction", "reduction", "parallel", "parallel"]} %2, %4, %7 {
      ^bb0(%arg6: f32, %arg7: f32, %arg8: f32): // no predecessors
       %8 = "some compute"(%arg6, %arg7) : (f32, f32) -> f32
       linalg.yield %8 : f32
      }: memref<?x?xf32, #map1>, memref<5x?xf32, #map3>, memref<?x?xf32, #map1> }}}
  equeue.return }
```

## **Tiling Linalg**


```
equeue.launch(%arg0=%ifmap, %arg1 = %filter, %arg2 = %ofmap) in (%start_signal, %accel_kernel){
... // constants
scf.for %arg3 = %c0 to %c3 step %c1 {
    scf.for %arg4 = %c0 to %c3 step %c1 {
    scf.parallel (%arg5) = (%c0) to (%c5) step (%c1) {

    ...
}: memref<?x?xf32, #map1>, memref<5x?xf32, #map3>, memref<?x?xf32, #map1> }}}

#map0 = affine_map<(d0) -> (1, -d0 + 3)>
    #map1 = affine_map<(d0) -> (1, -d0 + 5)>
    #map2 = affine_map<(d0, d1)[s0] -> (d0 * 5 + s0 + d1)>
    #map4 = affine_map<(d0, d1, d2, d3) -> (d0, d1)>
    #map5 = affine_map<(d0, d1, d2, d3) -> (d2, d3)>
```

## Parallel Loop Requires Control-Structure Mapping!

```
equeue.launch(%arg0=%ifmap, %arg1 = %filter, %arg2 = %ofmap) in (%start_signal,
%accel kernel){
 ... // constants
 scf.for %arg3 = %c0 to %c3 step %c1 {
   scf.for %arg4 = %c0 to %c3 step %c1 {
     %start pe = equeue.control start()
     equeue.launch(%local_ifmap=%pe0_ifmap, %local_filter=%pe0_filter,
%local_ofmap=%pe0_ofmap) in (%start_pe, %pe0_core){
      linalg.generic {args in = 2 : i64, args out = 1 : i64, indexing maps = [#map4,
#map5, #map4], iterator types = ["reduction", "reduction", "parallel", "parallel"]}
%local ifmap, %local filter, %local ofmap {
      ^bb0(%arg6: f32, %arg7: f32, %arg8: f32): // no predecessors
       %8 = "some compute"(%arg6, %arg7) : (f32, f32) -> f32
       linalg.yield %8 : f32
      }: memref<?x?xf32, #map1>, memref<5x?xf32, #map3>, memref<?x?xf32,
#map1> }
     equeue.launch(%local ifmap=%pe1 ifmap, %local filter=%pe1 filter,
%local ofmap=%pe1 ofmap) in (%start pe, %pe1 core){...}
     ... //pe2, pe3, pe4
equeue.return }
```



## Parallel Loops to Equeue Structure – Data Movements

```
equeue.launch(%arg0=%ifmap, %arg1 = %filter, %arg2 = %ofmap) in (%start_signal, %accel_kernel){
 ... // constants
scf.for %arg3 = %c0 to %c3 step %c1 {
   scf.for %arg4 = %c0 to %c3 step %c1 {
    %start pe = equeue.control start()
    %done copy0 = equeue.memcpy(%start pe, %2, %local ifmap,
                            %offset0, %bank0)
    %done copy1 = equeue.memcpy(%start pe, %2, %local ifmap,
                            %offset0. %bank0)
    equeue.launch(%local ifmap=%pe0 ifmap, %local filter=%pe0 filter,
    %local ofmap=%pe0 ofmap) in (%done copy0, %pe0 core){...}
    equeue.launch(%local ifmap=%pe1 ifmap, %local filter=%pe1 filter,
    %local ofmap=%pe1 ofmap) in (%done copy1, %pe1 core){...}
     ... //pe1, .. pe2, pe3, pe4
}}
equeue.return }
```

## Parallel Loops to Equeue Structure – Weight Stationary

```
equeue launch(%arg0=%ifmap, %arg1 = %filter, %arg2 = %ofmap) in (%start_signal, %accel_kernel){
 ... // constants
 scf.for %arg3 = %c0 to %c3 step %c1 {
   scf.for %arg4 = %c0 to %c3 step %c1 {
    %start pe = equeue.control start()
    %done_copy0 = equeue.memcpy(%start_pe, %2, %local_ifmap,
                            %offset0, %bank0)
    %done copy1 = equeue.memcpy(%start pe, %2, %local ifmap,
                            %offset0, %bank0)
    %done copy = equeue.await(%done copy0, %done copy1, ...)
    scf.for %arg4 = %c0 to %c5 step %c1 {
         equeue.launch(%local ifmap=%pe0 ifmap, %local filter=%pe0 filter,
         %local ofmap=%pe0 ofmap) in (%done copy, %pe0 core){...}
         equeue.launch(%local ifmap=%pe1 ifmap, %local filter=%pe1 filter,
         %local ofmap=%pe1 ofmap) in (%done copy, %pe1 core){...}
          ... //pe1, .. pe2, pe3, pe4
}}
equeue.return }
```

## **Ongoing Work & Future Directions**

- Different levels of abstractions
- Generate fast simulation
- Functional correctness verification
- Representing dynamic execution
  - Sparsity!

Thank you!