



# Halbleitertechnik IV-Nanoelectronics

Friedrich-Alexander-Universität Erlangen-Nürnberg | Lehrstuhl für Elektronische Bauelemente | Cauerstraße 6 | 91058 Erlangen | www.leb.tf.fau.de | Michael Jank

# p-n Junctions and MOS Devices





# **Objectives of the lecture**

Mission and goals?



# p-n Junctions and MOS Devices

# Objectives

- With the knowledge of band-structure models and related carrier concentrations we can define and analyze very basic device structures:
- By the example of p-n junctions you should be able to describe semiconductor interfaces
  with respect to free and fixed charges, resulting electrical fields and potentials and to
  further discuss the behavior of diodes under external bias
- The operation modes of the metal-oxide-semiconductor structure are crucial prerequesites to the operation of MOS-type switches such as MOSFETs. It is important to know how they can be controlled via the gate and how characteristic parameters (e.g. threshold voltage) are determined
- The chapter ends with a comprehensive introduction to fabrication of CMOS circuits

# Nanoelectronics – p-n Junctions and MOS Devices Contents

- p-n Junctions
  - Band-structure models and contact between p and n type semiconductors
  - Charge, field and potential distributions
  - Diode operation
  - Width of space-charge region
- The MOS Structure and MOS Field-Effect Transistors
  - Operation modes of the MOS diode
  - Threshold voltage of MOSFETs
  - Operation ranges of MOSFETs
  - Modelling of MOSFETs
  - Parasitic elements of MOSFETs
- Processing of Integrated Circuits




Simplified solid-state physics for the description of electron devices




#### Band structures


Metal, Semiconductor, Insulator



Conduction Band (CB) is partly filled with electrons. FERMI level lies within CB



CB is empty, Valence Band (VB) is filled with electrons, narrow (approx. 0.5 eV) to wide (approx. 4 eV) band gap




CB is empty, VB is completely filled with electrons, extremely wide band gap (> 4-5 eV)




# Doping of Semiconductors

The energy of the FERMI level is a measure for the local concentration of (free) carriers




A missing electrone in the VB is more likely than in an intrinsic semiconductor:

p-type semiconductor



## Bringing p- and n-type semiconductors into contact


- p-n junction: Generation of space charge regions and electric fields
  - Free (charge) carriers diffuse due to concentration gradients and recombine partly with complementary charges
  - The depletion of free carriers leaves behind ionized atoms, i.e. fixed local charges. The "space charge" is the source to formation of an electric field **E**



## p-n junction in the band-structure model

- In thermodynamic equilibrium the FERMI level is constant
  - CB and VB have to compensate for the change in flavor of the semiconductor
  - This leads to the formation of a barrier

Barrier pushes electrons back, "confines them to the n region"





# Space charge, Fields and Potentials I

Poisson equation

$$\frac{d\mathbf{E}}{dx} = -\frac{d^2\phi}{dx^2} = \frac{\rho(x)}{\varepsilon_{HL}\varepsilon_0}$$

where:

**E** : electric field

 $\phi$  : potential

 $\rho$  : space charge density

 $\varepsilon_0$ : permittivity of vacuum

 $\varepsilon_{HL}$  : dielectric constant (k-value) of material

Space charge density

$$\rho(x) = q[N_D^+(x) - N_A^-(x) + p(x) - n(x)]$$

where:

 $N_D^+(x)$  : concentration of ionized donor atoms

 $N_A(x)$ : concentration of ionized acceptor atoms

n(x): concentration of free electrons

p(x): concentration of free holes

# Space charge, Fields and Potentials II

 The electric field may be derived from the first Maxwell equation (1D):

$$\frac{d\mathbf{E}}{d\mathbf{x}} = \frac{\rho(\mathbf{x})}{\varepsilon_{HL}\varepsilon_0}$$


with boundary conditions:  $E(-x_p)=0$  and  $E(x_n)=0$ 

- Results:

$$-x_{p} \leq x < 0$$
:  $E(x) = -\frac{q \cdot N_{A}}{\varepsilon_{HL} \varepsilon_{0}} (x + x_{p})$ 

$$0 \leq \mathbf{x} \leq \mathbf{x}_n : E(\mathbf{x}) = \frac{\mathbf{q} \cdot \mathbf{N}_D}{\varepsilon_{HL} \varepsilon_0} \cdot (\mathbf{x} - \mathbf{x}_n)$$

$$\mathbf{X} \leq -\mathbf{X}_p \wedge \mathbf{X} \geq \mathbf{X}_n \quad \mathbf{E}(\mathbf{X}) = 0$$



# Space charge, Fields and Potentials III

The potential distribution can be calculated by integration of the field (Poisson equation)

$$\boldsymbol{E} = -grad\phi \stackrel{\text{1D}}{=} \frac{d\phi}{dx}$$

with boundary condition  $\phi(x \to -\infty) = \phi(-x_p) = 0$ and  $\phi(x \to \infty) = \phi(x_n) = U_{Diff}$ 


$$-X_{p} \leq X < 0 : \phi(X) = \frac{q \cdot N_{A}}{\varepsilon_{HL} \varepsilon_{0}} \cdot \frac{(X + X_{p})^{2}}{2}$$

$$0 \leq \mathbf{x} \leq \mathbf{x}_n : \phi(\mathbf{x}) = U_{Diff} - \frac{\mathbf{q} \cdot N_D}{\varepsilon_{HL} \varepsilon_0} \cdot \frac{(\mathbf{x} - \mathbf{x}_n)^2}{2}$$

$$X \leq -X_p$$
:  $\phi(X) = 0$ 

$$x \le -x_p$$
:  $\phi(x) = 0$   
 $x \ge x_n$ :  $\phi(x) = U_{Diff}$ 

$$U_{Diff} = \frac{k \cdot T}{q} ln \left( \frac{N_A N_D}{n_i^2} \right)$$



# Space charge, Fields and Potentials IV

The function of the band edges is given by


$$E = -q\phi$$

and follows directly from the potential distribution

- e.g. for the conduction band  $E_C$  in the range of  $-x_p \le x \le 0$ :

$$E_{C}(x) = E_{C}(-\infty) - \frac{q^{2}N_{A}}{\varepsilon_{HL}\varepsilon_{0}} \cdot \frac{(x + x_{p})^{2}}{2}$$
and for  $0 \le x \le x_{p}$ :

$$E_{C}(x) = E_{C}(-\infty) - qU_{Diff} + \frac{q^{2}N_{D}}{\varepsilon_{HL}\varepsilon_{0}} \cdot \frac{(x - x_{n})^{2}}{2}$$




- The function of the valence band  $E_V$  is given by

$$E_C - E_V = E_g$$
 where  $E_g$ : band gap

# p-n junction in diode operation I

- What happens, if a voltage is applied to the p-n junction
  - If the external voltage has the same sign as the diffusion voltage V<sub>diff</sub>, the diffusion barrier is enlarged (band edges are bent stronger, field is increased)
  - ⇒ Blocking mode
  - If diffusion voltage is compensated, the barrier is lowered or even diminishes
  - ⇒ Forward mode




· · · Ohne angelegte Spannung

— angelegte Spannung U  $\Re U_{\text{Diff}}$ (Zeichnung für U < 0)

# p-n junction in diode operation II

i-v characteristics of p-n diode



 $J_{\rm S}$ : saturation current density

p-n junction in diode operation III – width of space charge region

taking into account charge neutrality

$$\mathbf{x}_{p}\mathbf{N}_{A}=\mathbf{x}_{n}\mathbf{N}_{D}$$

and the equation for the diffusion voltage from slide 13, the width of the space charge region  $w_{RL}$  can be calculated

without external bias it yields

$$W_{RL} = X_n + X_p = \sqrt{\frac{2\varepsilon_0\varepsilon_{HL}U_{Diff}}{q} \cdot \left(\frac{1}{N_A} + \frac{1}{N_D}\right)}$$


with an external bias U it is slightly modified into

$$W_{RL} = \sqrt{\frac{2\varepsilon_0 \varepsilon_{HL} (U_{Diff} - U)}{q} \cdot \left(\frac{1}{N_A} + \frac{1}{N_D}\right)}$$

What are the basic principles for transistor operation, operating modes, specialities of the device architecture

Operating modes of a MOS structure (MOS diode)

MOS = Metal-Oxide-Semiconductor, in general also MIS / Metal-Insulator-Semiconductor




M: metal, I: insulator, S: semiconductor,  $\rho$ : charge density

Charge density @ interface (transistor channel)

- Areal carrier density (in the semiconductor) depends on the interface potential  $\phi_S$ 
  - exponential increase of the carrier density at the semiconductor surface in accumulation and strong inversion
  - strong inversion from maximum extension of SCR

$$w_{RL,\text{max}} = \sqrt{\frac{4\varepsilon_0\varepsilon_{HL}}{qN_A}|\phi_B|}$$
 where  $\phi_B = \frac{kT}{q}\ln\left(\frac{N_A}{n_i}\right)$ 

- extremly high density of free carriers after entering into strong inversion
- strong band bending  $\phi_B$  effects minority carrier density at the interface exceeding majority carrier density in the volume
- ⇒ Appearence of a conduction channel



# Threshold voltage of a MOSFET

• The threshold voltage is evaluated at  $\phi_S = 2\phi_B$ :

$$U_{Th} = U_{FB} - \frac{Q_{HL}}{C_{IS}} + 2\phi_B \qquad \text{mit} \qquad U_{FB} = \varphi_M - \left(\chi_{Si} + \frac{E_g}{2q} + \varphi_B\right) - \frac{Q_{IS}}{C_{IS}}$$

$$Q_{HL} = \pm \sqrt{4\varepsilon_0 \varepsilon_{HL} q N |\phi_B|}$$
 +: n-type  $(N = N_D)$   
-: p-type  $(N = N_A)$ 

$$p-HL: \phi_B = \frac{kT}{q} ln \frac{N_A}{n_i}$$
  $n-HL: \phi_B = \frac{kT}{q} ln \frac{n_i}{N_D}$ 

$$C_{IS} = \frac{\mathcal{E}_{IS} \; \mathcal{E}_0}{\mathbf{X}_{IS}}$$

$$Q_{IS} = Q_{V,eff} + Q_A$$

 $U_{FB}$ : flat-band voltage  $\phi_M$ : gate work function electron affinity of silicon  $E_a$ : band gap of silicon

*q*: unity charge


 $x_{IS}$ : insulator thickness

 $Q_{V,eff}$ : eff. insulator volume charge  $Q_A$ : interface charge of insulator

# Operating modes MOSFET


For n-channel MOSFET

Linear region




$$0 < U_{\scriptscriptstyle D} << U_{\scriptscriptstyle G} - U_{\scriptscriptstyle Th}$$

Triode region



$$0 < U_{\scriptscriptstyle D} < U_{\scriptscriptstyle G} - U_{\scriptscriptstyle Th}$$

• Saturation region



$$U_{D} > U_{G} - U_{Th}$$

# Modeling of MOSFETs

- Transistor equations (n-channel) for long and wide channels
  - OFF state  $(U_G U_{Th} < 0)$

$$I_D = 0$$



Linear and triode region (0 <  $U_D$  <  $U_G - U_{Th}$ )

$$I_D = \beta \left( (U_G - U_{Th}) U_D - \frac{{U_D}^2}{2} \right)$$

Saturation region  $(U_D > U_G - U_{Th})$ 


$$I_D = \frac{\beta}{2}(U_G - U_{Th})^2$$

$$\beta = \mu C_{lS} \frac{W}{L}$$

#### MOSFET characteristics

Output characteristics

$$(W=6 \mu m, L=3 \mu m, U_{Th}=0.8V, d_{IS}=20 nm, \mu_0=750 cm^2/Vs)$$




Transconductance (saturation region):

$$g_m = \frac{\partial I_D}{\partial U_G} \bigg|_{U_D = \text{const}} \stackrel{\text{z.B.}}{=} \beta (U_G - U_{Th})$$


#### Parasitic elements in MOSFETs

- Delay time in CMOS circuits
  - Due to: re-charging of FET capacities and capacities of wiring




$$t_d = C_{\text{ges}} \cdot \frac{\Delta U}{I} \approx \frac{2 C_{\text{ges}}}{\mu C_{IS} U_{DD}} \cdot \frac{L}{W}$$

• Counter-measure: reduce C<sub>ges</sub>







e.g. n-channel transistor in a CMOS flow



# CMOS process integration

Processing of metal-oxide-silicon field-effect transistor (MOSFET)





© Intel

## CMOS process integration

Processing of metal-oxide-silicon field-effect transistor (MOSFET)




- 1. n doped substrate
- 2. sacrificial oxide
- p well lithography [1]
- 4. p well implantation
- 5. n channel implantation
- resist removal
- 7. n well Lithography [2]
- 8. n well implantation
- 9. p channel implantation
- 10. resist removal
- 11. implant anneal
- 12. removal of sacrificial oxide

. .

## CMOS process integration

Processing of metal-oxide-silicon field-effect transistor (MOSFET)




- 13. sacrificial oxide
- 14. lithography insulation [3]
- 15. RIE shallow trench
- resist removal
- 17. oxidation
- 18. CVD oxide (trench fill)
- 19. CMP
- 20. back etch
- 21. gate oxidation
- 22. polysilicon deposition
- 23. polysilicon lithography [4]
- 24. RIE poly gate
- 25. resist removal

. .

#### CMOS process integration


Processing of metal-oxide-silicon field-effect transistor (MOSFET)



- 26. Oxidation polysilicon
- 27. lithography n channel / LDD [5]
- 28. ion implantation LDD
- 29. resist removal
- 30. lithography p channel / LDD [6]
- 31. ion implantation LDD
- 32. resist removal
- 33. CVD TEOS oxide
- 34. back etch
- 35. substrate oxidation
- 36. lithography n channel [7]
- 37. n contact implant
- 38. resist removal
- 39. lithography p channel [8]
- 40. p contact implantation
- 41. resist removal

## CMOS process integration

Processing of metal-oxide-silicon field-effect transistor (MOSFET)



- 42. etching sacrificial oxide
- 43. liner oxidation
- 44. CVD TEOS/BPSG oxide
- 45. anneal / reflow
- 46. CMP
- 47. lithography via [9]
- 48. RIE/wet etch via
- 49. resist removal
- 50. clean, metal conditioning
- 43. barrier metallization
- 44. aluminum deposition
- 45. CMP
- 46. lithography metal [10]
- 47. RIE Metall
- 48. resist removal

. . .

# Nanoelectronics – p-n Junctions and MOS Devices Contents

- p-n Junctions
  - Band-structure models and contact between p and n type semiconductors
  - Charge, field and potential distributions
  - Diode operation
  - Width of space-charge region
- The MOS Structure and MOS Field-Effect Transistors
  - Operation modes of the MOS diode
  - Threshold voltage of MOSFETs
  - Operation ranges of MOSFETs
  - Modelling of MOSFETs
  - Parasitic elements of MOSFETs
- Processing of Integrated Circuits

# Thanks for your attention!