## ECE337 Lab 1 Evaluation Sheet

	Student Name:			
	MG Account:			Score
		TA Initials	Date	
(3)	Subversion SmartSVN Setup (3) Setup the repository and add Lab1 directory correctly			
(17)	Compiling and Verifying a Comparator (5) The comparator.v code compiles without errors			
	(1) In the ModelSim Verilog Editor what color are:			
	RESERVED Verilog words?			
	COMMENTS in Verilog code?			
	(1) The Signal and Wave Windows are set up correctly			
	(4) TEST A: Wave forms are showing proper errors and Results are shown in HEXADECIMAL			
	(2) Error free run through Leda			
	(4) TEST B: Wave forms are correct and Results are shown in DECIMAL			
(5)	Synthesis of Comparator (1) How many options/variables are available for the 'mapped/%' rule?			
	(1) Comparator synthesis command:			
	(1) ERROR-FREE synthesis of Comparator			
	(2) CORRECT simulation of synthesized Comparator			
***	ΓURN OVER***			

		Score
(7)	Digital Design Refresher: Sensor Error Detector (3) Truth Table for Sensor Error Detector	
	(4) K-maps and SUM OF PRODUCTs equation for Sensor Error Detector	
(8)	Digital Design Refresher: "1101" Detector (2) Moore state transition diagram for the detector	
	(2) Mealy state transition diagram for the detector	
	(2) RTL Diagram for Moore model	
	(2) RTL Diagram for Mealy model	
(5)	Digital Design Refresher: Hardware Building Blocks (2) RTL Diagram for MSB Serial-to-Parallel Shift-Register	
	(2) RTL Diagram for MSB Parallel-to-Serial Shift-Register	
	(1) RTL Diagram for Synchronizer	