## ECE337 Lab 3 evaluation sheet

	Student Name:			
	MG Account:			
		TA Initials	Date	Score
(1)	Lab3 folder and provided files in SVN			
(5)	16-bit Adder Hierarchical Design & Verification			
(1)	Simple source simulation of the 16-bit adder			
(1)	Add Internal Assertions to 1-bit Full Adder Design			
(1)	Add Internal Assertions to 16-bit Adder Design			
(2)	Mapped generate structural 16-bit Adder Automated Grading Results (submit Lab3A)			
(6)	Using Parameters to create Flexible/Scalable Designs			
(1)	Simulate Flexible StP SR design with provided test bench			
(2)	Mapped Flexible StP SR Automated Grading Results (submit Lab3FS)			
(1)	Simulate Flexible PtS SR design with provided test bench			
(2)	Mapped Flexible PtS SR Automated Grading Results (submit Lab3FP)			
(1)	Current version of files in SVN			
(9)	<b>Code Coverage Verification of Current Designs</b>			
(1)	Demonstrate Code coverage (does not have to be 100%)			
(4)	Coverage based Source 16-bit Adder Test Bench Automated Grading Results (submit Lab3CC)			
(4)	Coverage based Mapped 16-bit Adder Test Bench Automated Grading Results (submit Lab3CC)			
(10)	Designing a Flexible Counter with Controlled Rollover			
(4)	4-bit Counter RTL Diagram (submit Lab3FC)			
(6)	Mapped Counter Automated Grading Results (submit Lab3FC)			