ECE337 Lab 2 evaluation sheet

	Student Name:			
	MG Account:			
		TA Initials	Date	Score
(1)	Lab2 folder and provided files in SVN			
(7)	Sensor Error Detector Coding and Testing			
(1)	Simulation of structural style with test bench			
(2)	Mapped STRUCTURAL style automated grading results			
(2)	Mapped DATAFLOW style automated grading results			
(2)	Mapped BEHAVIORAL style automated grading results			
(7)	Design Schematics and Synthesis Optimization			
(1)	Generated a schematic for the DATAFLOW style			
(1)	Generated a schematic for the STRUCTURAL style			
(1)	Generated a schematic for the BEHAVIORAL style			
(1)	Generated a schematic for the BEHAVIORAL style from the second synthesis pass with the modified makefile			
(1)	For the circuit resulting from the first synthesis pass of BEHAVIORAL style Verilog with the modified makefile, what are the:			
	Critical Path Delay Area			
	Power consumption			
(1)	For the circuit resulting from the second synthesis pass of BEHAVIORAL style Verilog with the modified makefile, what are the:			
	Critical Path Delay Area			
	Power consumption			
(1)	Which code style is easiest to modify if the number of bits in the input data was altered? Why?			

TURN OVER

(1)	Current version of Sensor Detector files in SVN
(16)	Building Block Coding and Testing
(2)	Mapped 1-bit Adder Automated Grading Results
(6)	Mapped 4-bit Serial-to-Parallel Shift Register Automated Grading Results
(6)	Mapped 4-bit Parallel-to-Serial Shift Register Automated Grading Results
(2)	Mapped Synchronizer Automated Grading Results

Lab 2

Fall 2013

ECE337