ZPU Reference Handbook



Tiago Gasiba © 2015

Table of Contents

Introduction	
Instruction Set Summary	4
Stack Operation Definitions	
Memory Operations	
Core instructions summary	
Optional instructions (emulated)	
Instruction Mapping	
Implemented Instructions	
Instructions Specification	
State Machine Transition Diagram	
Legal Notice	
= - ₀ ·	 .



Introduction

The Zylin ZPU is the worlds smallest 32 bit CPU with GCC tool chain. The ZPU is a small CPU in two ways: it takes up very little resources and the architecture itself is small. The latter can be important when learning about CPU architectures and implementing variations of the ZPU where aspects of CPU design is examined. In academia students can learn VHDL, CPU architecture in general and complete exercises in the course of a year. The current ZPU instruction set and architecture has not changed for the last couple of years and can be considered quite stable. This shall be presented in detail the following chapters.

Part of this work is based on previous work done by Álvaro Lopes - <u>alvieboy@alvie.com</u> (see legal notice) on the ZPUino – a derivative work of the original ZPU core by Øyvind Harboe - <u>oyvind.harboe@zylin.com</u>. The original ZPUino can be found on the internet on the following website: http://www.alvie.com/zpuino. Furthermore, the original ZPU and the "ZPU Project" can also be found on the internet on the following website: https://github.com/zylin/zpu.

Instruction Set Summary

Stack Operation Definitions

```
TOS = Top Of Stack = SP
mem[SP] = valid data = stackA


PUSH:
    SP = SP - 1;
    mem[SP] = data;

POP:
    data = mem[SP];
    SP = SP + 1;
```

Memory Operations

```
PC: Accesses memory in 8 bit cells SP: Accesses memory in 32 bit cells
```

NOTE: although PC points to 8 bit cells, the ZPU state machine always fetches 32 bit words and internally breaks down the words into bytes. The Stack Pointer, however, is a pointer to 32 bit cells which are aligned on 4-byte boundary, i.e. SP results in a memory fetch to address 4*SP and.





Core instructions summary

Mnemonic	Opcode	Description
BREAKPOINT	0000 0000	Sets 'break' line to logic '1'
IM x	1xxx xxxx	
STORESP x	010x xxxx	
LOADSP x	011x xxxx	
ADDSP x	0001 xxxx	
EMULATE x	001x xxxx	
POPPC	0000 0100	
LOAD	0000 1000	
STORE	0000 1100	
PUSHSP	0000 0010	
POPSP	0000 1101	
ADD	0000 0101	
AND	0000 0110	
OR	0000 0111	
NOT	0000 1001	
FLIP	0000 1010	
NOP	0000 1011	

Optional instructions (emulated)

Mnemonic	Opcode	Decimal	Description
?	0010 0000	32	
N/A	0010 0001	33	
LOADH	0010 0010	34	
STOREH	0010 0011	35	
LESSTHAN	0010 0100	36	
LESSTHANOREQUAL	0010 0101	37	
ULESSTHAN	0010 0110	38	
ULESSTHANOREQUAL	0010 0111	39	
SWAP	0010 1000	40	
MULT	0010 1001	41	
LSHIFTRIGHT	0010 1010	42	
ASHIFTLEFT	0010 1011	43	
ASHIFTRIGHT	0010 1100	44	
CALL	0010 1101	45	
EQ	0010 1110	46	
NEQ	0010 1111	47	
NEG	0011 0000	48	
SUB	0011 0001	49	
XOR	0011 0010	50	
LOADB	0011 0011	51	
STOREB	0011 0100	52	
DIV	0011 0101	53	
MOD	0011 0110	54	
EQBRANCH	0011 0111	55	
NEQBRANCH	0011 1000	56	
POPPCREL	0011 1001	57	
CONFIG	0011 1010	58	
PUSHPC (a)	0011 1011	59	
SYSCALL (a)	0011 1100	60	
PUSHSPADD	0011 1101	61	
HALFMULT	0011 1110	62	
CALLPCREL	0011 1111	63	

Instruction Mapping

7	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	BRK	NA4	PUSHSP	NA3	POPPC	ADD	AND	OR	LOAD	NOT	FLIP	NOP	STORE	POPSP	NA2	NA
0001	ADDTOP	SHIFT	ADDSP													
0010	?	N/A	EMU													
0011	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU
0100	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP
0101	POP	POPDOWN	STORESP													
0110	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP
0111	DUP	DUPSTACKB	LOADSP													
1000	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1001	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1010	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1011	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1100	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1101	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1110	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1111	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM

© 2015, Tiago Gasiba Page 7/20

Implemented Instructions

7	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	BRK	NA4	PUSHSP	NA3	POPPC	ADD	AND	OR	LOAD	NOT	FLIP	NOP	STORE	POPSP	NA2	NA
0001	ADDSP															
0010	?	N/A	EMU													
0011	EMU															
0100	STORESP															
0101	STORESP															
0110	LOADSP															
0111	LOADSP															
1000	IM															
1001	IM															
1010	IM															
1011	IM															
1100	IM															
1101	IM															
1110	IM															
1111	IM															

© 2015, Tiago Gasiba Page 8/20

Instructions Specification

OPCODE	IM x
MACHINE CODE	1xxxxxx
DESCRIPTION	<pre>if(!idim) { idim = 1; sp = sp-1; mem[sp] = {{25{b[6]}},b[6:0]}; } else { idim = 1; mem[sp] = {mem[sp][24:0], b[6:0]}; }</pre>

OPCODE	EMULATE x
MACHINE CODE	001xxxx
DESCRIPTION	<pre>(used only by microcode) sp = sp-1; mem[sp] = pc+1; pc = mem[@VECTOR_EMULATE +]; fetch();</pre>

OPCODE	STORESP x
MACHINE CODE	010xxxxx
DESCRIPTION	mem[sp+x<<2] = mem[sp]; sp = sp+1;

OPCODE	LOADSP x
MACHINE CODE	011xxxx
DESCRIPTION	mem[sp-1] = mem [sp+x<<2]; sp = sp-1;

OPCODE	ADDSP x
MACHINE CODE	0001xxxx
DESCRIPTION	mem[sp] = mem[sp] + mem[sp+x<<2];



OPCODE	BREAKPOINT
MACHINE CODE	0000000
DESCRIPTION	call exception vector

OPCODE	SHIFTLEFT
MACHINE CODE	0000001
DESCRIPTION	•

OPCODE	PUSHSP
MACHINE CODE	0000010
DESCRIPTION	mem[sp-1] = sp; sp = sp - 1;

OPCODE	POPINT
MACHINE CODE	0000011
DESCRIPTION	<pre>pc = mem[sp]; sp = sp + 1; fetch(); decode(); clear_interrupt_flag();</pre>

OPCODE	POPPC
MACHINE CODE	00000100
DESCRIPTION	<pre>pc = mem[sp]; sp = sp + 1;</pre>

OPCODE	ADD
MACHINE CODE	00000101
DESCRIPTION	mem[sp+1] = mem[sp+1] + mem[sp]; sp = sp + 1;

OPCODE	AND
MACHINE CODE	00000110
DESCRIPTION	mem[sp+1] = mem[sp+1] & mem[sp]; sp = sp + 1;



OPCODE	OR
MACHINE CODE	00000111
DESCRIPTION	mem[sp+1] = mem[sp+1] mem[sp]; sp = sp + 1;

OPCODE	LOAD
MACHINE CODE	00001000
DESCRIPTION	<pre>mem[sp] = mem[mem[sp]];</pre>

OPCODE	NOT
MACHINE CODE	00001001
DESCRIPTION	<pre>mem[sp] = not mem[sp];</pre>

OPCODE	NOT
MACHINE CODE	00001001
DESCRIPTION	<pre>mem[sp] = not mem[sp];</pre>

OPCODE	FLIP
MACHINE CODE	00001010
DESCRIPTION	<pre>mem[sp] = flip(mem[sp]);</pre>

OPCODE	NOP
MACHINE CODE	00001011
DESCRIPTION	no operation

OPCODE	STORE
MACHINE CODE	00001100
DESCRIPTION	mem[mem[sp]] = mem[sp+1]; sp = sp + 2;

OPCODE	POPSP
MACHINE CODE	00001101
DESCRIPTION	<pre>sp = mem[sp];</pre>

```
OPCODE
                COMPARE / IPSUM
MACHINE CODE
                00001110
                c = mem[sp];
DESCRIPTION
                s = mem[sp+1];
                sum = 0;
                while (c-->0){
                   sum += halfword(mem[s],s);
                   s += 2;
                };
                sp
                      = sp+1;
                mem[sp] = sum;
                (overwrites mem[0] & mem[4] words)
```

OPCODE	SNCPY
MACHINE CODE	00001111
DESCRIPTION	<pre>c = mem[sp]; d = mem[sp+1]; s = mem[sp+2]; while (*(char*)s != 0 && c>0){ *((char*)d++) =* ((char*)s++)); c }; sp = sp+3; (overwrites mem[0] & mem[4] words)</pre>

OPCODE	SNCPY
MACHINE CODE	00100000
DESCRIPTION	<pre>c = mem[sp]; d = mem[sp+1]; s = mem[sp+2]; while (c>0) { mem[d++] = mem[s++]; } sp = sp+3; (overwrites mem[0] & mem[4] words)</pre>

OPCODE	WCPY
MACHINE CODE	00100001
DESCRIPTION	<pre>v = mem[sp]; c = mem[sp+1]; d = mem[sp+2]; while (c>0) { mem[d++] = v; } sp = sp+3; (overwrites mem[0] & mem[4] words)</pre>

OPCODE	LOADH
MACHINE CODE	00100010
DESCRIPTION	<pre>mem[sp] = halfword[mem[sp]];</pre>

OPCODE	STOREH
MACHINE CODE	00100011
DESCRIPTION	<pre>halfword[mem[sp]] = (mem[sp+1] & 0xFFFF); sp = sp + 2;</pre>

OPCODE	LESSTHAN
MACHINE CODE	00100100
DESCRIPTION	<pre>if ((mem[sp]-mem[sp+1]) < 0){ mem[sp+1] = 1 } else { mem[sp+1] = 0; } sp = sp + 1;</pre>

OPCODE	ULESSTHAN
MACHINE CODE	00100101
DESCRIPTION	<pre>if ((unsigned(mem[sp])-unsigned(mem[sp+1])) < 0){ mem[sp+1] = 1 } else { mem[sp+1] = 0; } sp = sp + 1;</pre>

OPCODE	ULESSTHANORQUAL
MACHINE CODE	00100110
DESCRIPTION	<pre>if ((unsigned(mem[sp])-unsigned(mem[sp+1])) <= 0){ mem[sp+1] = 1 } else { mem[sp+1] = 0; } sp = sp + 1;</pre>

OPCODE	SWAP
MACHINE CODE	00101000
DESCRIPTION	•

OPCODE	MULT
MACHINE CODE	00101001
DESCRIPTION	mem[sp+1] = mem[sp+1] * mem[sp]; sp = sp + 1;

OPCODE	LSHIFTRIGHT
MACHINE CODE	00101010
DESCRIPTION	mem[sp+1] = mem[sp+1] >> (mem[sp] & 0x1f); sp = sp + 1;

OPCODE	ASHIFTLEFT
MACHINE CODE	00101011
DESCRIPTION	mem[sp+1] = mem[sp+1] << (mem[sp] & 0x1f); sp = sp + 1;

OPCODE	ASHIFTRIGHT
MACHINE CODE	00101100
DESCRIPTION	<pre>mem[sp+1] = mem[sp+1] signed>> (mem[sp] & 0x1f); sp = sp + 1;</pre>

OPCODE	CALL
MACHINE CODE	00101101
DESCRIPTION	<pre>a = mem[sp]; mem[sp] = pc + 1; pc = a;</pre>

OPCODE	NEG
MACHINE CODE	00110000
DESCRIPTION	mem[sp] = NOT(mem[sp]) + 1;

OPCODE	SUB
MACHINE CODE	00110001
DESCRIPTION	mem[sp+1] = mem[sp+1] - mem[sp]; sp = sp+1;

OPCODE	XOR
MACHINE CODE	00110010
DESCRIPTION	<pre>mem[sp+1] = mem[sp+1] XOR mem[sp]; sp = sp+1;</pre>

OPCODE	LOADB
MACHINE CODE	00110011
DESCRIPTION	<pre>mem[sp] = byte[mem[sp]];</pre>

OPCODE	STOREB
MACHINE CODE	00110100
DESCRIPTION	<pre>byte[mem[sp]] = (mem[sp+1] & 0xFF); sp = sp + 2;</pre>

OPCODE	DIV
MACHINE CODE	00110101
DESCRIPTION	•

OPCODE	MOD
MACHINE CODE	00110110
DESCRIPTION	•

OPCODE	EQBRANCH
MACHINE CODE	00110111
DESCRIPTION	<pre>if (mem[sp+1] == 0) { pc = pc + mem[sp]; sp = sp + 2; }</pre>

OPCODE	NEQBRANCH
MACHINE CODE	00111000
DESCRIPTION	<pre>if (mem[sp+1] != 0) { pc = pc + mem[sp]; sp = sp + 2; }</pre>

OPCODE	POPPCREL
MACHINE CODE	00111001
DESCRIPTION	<pre>pc = pc + mem[sp]; sp = sp + 1;</pre>

OPCODE	CONFIG
MACHINE CODE	00111010
DESCRIPTION	

OPCODE	PUSHPC
MACHINE CODE	00111011
DESCRIPTION	<pre>sp = sp - 1; mem[sp] = pc;</pre>


OPCODE	SYSCALL
MACHINE CODE	00111100
DESCRIPTION	•

OPCODE	PUSHSPADD
MACHINE CODE	00111101
DESCRIPTION	mem[sp] = sp + (mem[sp] << 2)

OPCODE	HALFMULT
MACHINE CODE	00111110
DESCRIPTION	<pre>mem[sp+1] = 16bits(mem[sp]) * 16bits(mem[sp+1]); sp = sp + 1;</pre>

OPCODE	CALLPCREL
MACHINE CODE	00111110
DESCRIPTION	<pre>a = mem[sp]; mem[sp] = pc+1; pc = pc + a;</pre>

State Machine Transition Diagram



Legal Notice

```
-- Copyright 2004-2008 oharboe - Øyvind Harboe - oyvind.harboe@zylin.com
-- Copyright 2008
                    alvieboy - Álvaro Lopes - alvieboy@alvie.com
                      gatekeeper - Tiago Gasiba - tiago.gasiba@gmail.com
-- Copyright 2015
-- The FreeBSD license
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions
-- 1. Redistributions of source code must retain the above copyright
      notice, this list of conditions and the following disclaimer.
-- 2. Redistributions in binary form must reproduce the above
      copyright notice, this list of conditions and the following
--
--
      disclaimer in the documentation and/or other materials
      provided with the distribution.
-- THIS SOFTWARE IS PROVIDED BY THE ZPU PROJECT "AS IS" AND ANY
-- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
-- PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
-- ZPU PROJECT OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
-- INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
-- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
-- OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
-- HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
-- STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
-- ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-- The views and conclusions contained in the software and documentation
-- are those of the authors and should not be interpreted as representing
-- official policies, either expressed or implied, of the ZPU Project.
```