

ZPU Reference Handbook



Tiago Gasiba © 2015

Table of Contents

Intro	oduction	4
Inst	ruction Set Summary	5
S	tack Operation Definitions	5
N	Nemory Operations	5
(Core instructions summary	7
(Optional instructions (emulated)	8
I	nstruction Mapping	9
	mplemented Instructions	
I	nstructions Specification	11
	IM	11
	EMULATE	12
	STORESP	13
	POP	13
	POPDOWN	14
	LOADSP	15
	DUP	16
	DUPSTACKB	17
	ADDSP	18
	ADDTOP	18
	SHIFT	19
	BREAKPOINT	19
	SHIFTLEFT	20
	PUSHSP	20
	POPINT	20
	POPPC	21
	ADD	22
	AND	23
	OR	24
	LOAD	25
	NOT	25
	FLIP	26
	NOP	27
	STORE	27
	POPSP	28
	COMPARE	28
	SNCPY	29
	SNCPY2	29
	WCPY	
	LESSTHAN	
	LESSTHANOREQUAL	31
	ULESSTHAN	

ULESSTHANOREQUAL	33
SWAP	33
MULT	34
LSHIFTRIGHT	35
ASHIFTLEFT	36
ASHIFTRIGHT	37
CALL	38
EQ	39
NEQ	40
NEG	41
SUB	42
XOR	43
LOADB	44
LOADH	44
STOREB	45
STOREH	46
DIV	47
MOD	48
EQBRANCH	49
NEQBRANCH	49
POPPCREL	50
CONFIG	50
PUSHPC	51
SYSCALL	51
PUSHSPADD	52
HALFMULT	52
CALLPCREL	53
State Machine Transition Diagram	54
Assembly Tips and Tricks	55
Calling Convention	55
Function Prolog: create Stack Frame	55
Function Epilog: destroy Stack Frame	55
Legal Notice	56



Introduction

The Zylin ZPU is the worlds smallest 32 bit CPU with GCC tool chain. The ZPU is a small CPU in two ways: it takes up very little resources and the architecture itself is small. The latter can be important when learning about CPU architectures and implementing variations of the ZPU where aspects of CPU design is examined. In academia students can learn VHDL, CPU architecture in general and complete exercises in the course of a year. The current ZPU instruction set and architecture has not changed for the last couple of years and can be considered quite stable. This shall be presented in detail the following chapters.

Part of this work is based on previous work done by Álvaro Lopes - <u>alvieboy@alvie.com</u> (see legal notice) on the ZPUino – a derivative work of the original ZPU core by Øyvind Harboe - <u>oyvind.harboe@zylin.com</u>. The original ZPUino can be found on the internet on the following website: http://www.alvie.com/zpuino. Furthermore, the original ZPU and the "ZPU Project" can also be found on the internet on the following website: https://github.com/zylin/zpu.

Instruction Set Summary

Stack Operation Definitions

```
TOS = Top Of Stack = SP
mem[SP] = valid data = stackA


PUSH:
    SP = SP - 1;
    mem[SP] = data;

POP:
    data = mem[SP];
    SP = SP + 1;
```

Memory Operations

```
PC: Accesses memory in 8 bit cells SP: Accesses memory in 32 bit cells
```

NOTE: although PC points to 8 bit cells, the ZPU state machine always fetches 32 bit words and internally breaks down the words into bytes. The Stack Pointer, however, is a pointer to 32 bit cells which are aligned on 4-byte boundary, i.e. SP results in a memory fetch to address 4*SP and.



NOTE: the CPU implementation in VHDL is such that the TOS

(stackA) and mem[SP+1] (stackB), i.e. both instruction operands, are normally not immediately written back to memory in order to save CPU cycles. Care should be taken while reading the code to exactly understand when (due to state transitions) the stackA and/or stackB need to be written back to memory. See also instruction description below for a better understanding.

This means that stackA and stackB internal variables are actually cached versions of the corresponding memory positions. When SP changes, the stackA and stackB have to be updated accordingly and so does the memory positions corresponding to stackA (SP) and/or stackB (SP+1) <u>before</u> SP is updated.



Core instructions summary

Mnemonic	Opcode	Impl.	Description
BREAKPOINT	0000 0000	YES	Sets 'break' line to logic '1'
IM x	1xxx xxxx	YES	
STORESP x	010x xxxx	YES	
POP	0101 0000	YES	Implemented using STORESP 0
POPDOWN	0101 0001	YES	Implemented using STORESP 1
LOADSP x	011x xxxx	YES	
DUP	0111 0000	YES	Implemented using LOADSP 0
DUPSTACKB	0111 0001	YES	Implemented using LOADSP 1
ADDSP x	0001 xxxx	YES	
SHIFT	0001 0000	YES	Implemented using ADDSP 0
ADDTOP	0001 0001	YES	Implemented using ADDSP 1
EMULATE x	001x xxxx	YES	
POPPC	0000 0100	YES	
LOAD	0000 1000	YES	
STORE	0000 1100	YES	
PUSHSP	0000 0010	YES	
POPSP	0000 1101	YES	
ADD	0000 0101	YES	
AND	0000 0110	YES	
OR	0000 0111	YES	
NOT	0000 1001	YES	
FLIP	0000 1010	YES	
NOP	0000 1011	YES	

Optional instructions (emulated)

Mnemonic	Opcode	Dec.	Impl.	Description
?	0010 0000	32	NO	
N/A	0010 0001	33	NO	
LOADH	0010 0010	34	YES	
STOREH	0010 0011	35	YES	
LESSTHAN	0010 0100	36	YES	
LESSTHANOREQUAL	0010 0101	37	YES	
ULESSTHAN	0010 0110	38	YES	
ULESSTHANOREQUAL	0010 0111	39	YES	
SWAP	0010 1000	40		
MULT	0010 1001	41	YES	
LSHIFTRIGHT	0010 1010	42	YES	
ASHIFTLEFT	0010 1011	43	YES	
ASHIFTRIGHT	0010 1100	44	YES	
CALL	0010 1101	45	YES	
EQ	0010 1110	46	YES	
NEQ	0010 1111	47	YES	
NEG	0011 0000	48	YES	
SUB	0011 0001	49	YES	
XOR	0011 0010	50	YES	
LOADB	0011 0011	51	YES	
STOREB	0011 0100	52	YES	
DIV	0011 0101	53	YES	
MOD	0011 0110	54	YES	
EQBRANCH	0011 0111	55	YES	
NEQBRANCH	0011 1000	56	YES	
POPPCREL	0011 1001	57	YES	
CONFIG	0011 1010	58	NO	
PUSHPC	0011 1011	59	YES	
SYSCALL (a)	0011 1100	60	NO	
PUSHSPADD	0011 1101	61	YES	
HALFMULT	0011 1110	62	NO	
CALLPCREL	0011 1111	63	YES	

Instruction Mapping

71	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	BRK	NA4	PUSHSP	NA3	POPPC	ADD	AND	OR	LOAD	NOT	FLIP	NOP	STORE	POPSP	NA2	NA
0001	ADDTOP	SHIFT	ADDSP													
0010	?	N/A	EMU													
0011	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU	EMU
0100	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP	STORESP
0101	POP	POPDOWN	STORESP													
0110	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP	LOADSP
0111	DUP	DUPSTACKB	LOADSP													
1000	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1001	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1010	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1011	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1100	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1101	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1110	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM
1111	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM	IM

© 2015, Tiago Gasiba Page 9/56

Implemented Instructions

71	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	BRK	NA4	PUSHSP	NA3	POPPC	ADD	AND	OR	LOAD	NOT	FLIP	NOP	STORE	POPSP	NA2	NA
0001	ADDSP															
0010	?	N/A	EMU													
0011	EMU															
0100	STORESP															
0101	STORESP															
0110	LOADSP															
0111	LOADSP															
1000	IM															
1001	IM															
1010	IM															
1011	IM															
1100	IM															
1101	IM															
1110	IM															
1111	IM															

© 2015, Tiago Gasiba Page 10/56

Instructions Specification

IM

OPCODE	IM x						
MACHINE CODE	1xxxxxx						
IMPLEMENTED	YES						
EMULATED	NO						
SP ACTION	single PUSH						
DESCRIPTION	Pushes immediate value into TOS						
PSEUDOCODE	<pre>if (idim='0') { // no previous IM idim</pre>						
EQUIVALENT CODE	<pre>if (!idim) { push(x); } else { idim = 1; a = pop(); push(a<<7 + x); }</pre>						
INTERNAL	PREVIOUS "IM" (idim='1'): Before						

EMULATE

OPCODE	EMULATE x					
MACHINE CODE	001xxxx					
IMPLEMENTED	YES					
EMULATED	NO					
SP ACTION	PUSH					
DESCRIPTION	If the instruction is not implemented in hardware, this instruction will fired-up the microcode implementation of the function. $0 <= x <= 31$					
PSEUDOCODE	<pre>mem[sp+1] = stackB; // save cached stack sp = sp - 1; // make room for put stackB = stackA; stackA = pc + 1; // return address pc = 32*x; // microcode at addit fetch();</pre>	sh				
EQUIVALENT CODE	call(32*x);					
INTERNAL	Before After					
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	return_address				

STORESP

OPCODE	STORESP x						
MACHINE CODE	D10xxxx						
IMPLEMENTED	YES						
EMULATED	NO						
SP ACTION	POP						
DESCRIPTION	Pop TOS and store it at mem[SP+x]						
PSEUDOCODE	<pre>(storeSP) mem[sp+x] = stackA; // NOTE: x is always unsigned stackA = stackB; sp = sp + 1; (storeSP2) stackB = mem[sp+1];</pre>						
EQUIVALENT	mem[SP+x] = TOS;						
CODE	pop();						
INTERNAL	Before After						
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						

POP

OPCODE	POP / STORESP 0					
MACHINE CODE	01010000					
IMPLEMENTED	YES					
EMULATED	NO					
SP ACTION	POP					
DESCRIPTION	Pops value from stack					
PSEUDOCODE	<pre>stackA = stackB; sp = sp + 1; stackB = mem[sp+1];</pre>					
EQUIVALENT CODE	pop();					
INTERNAL LAYOUT	Before					

POPDOWN

OPCODE	POPDOWN / STORESP 1
MACHINE CODE	01010000
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP
DESCRIPTION	Pops two values from stack and pushes first value back to stack.
PSEUDOCODE	<pre>sp = sp + 1; stackB = mem[sp+1];</pre>
EQUIVALENT CODE	<pre>a = pop(); pop(); push(a);</pre>
INTERNAL LAYOUT	Before After

LOADSP

OPCODE	LOADSP x						
MACHINE CODE	011xxxx						
IMPLEMENTED	YES						
EMULATED	NO						
SP ACTION	PUSH						
DESCRIPTION	Push value at mem[SP+x] into stack						
PSEUDOCODE	<pre>(LoadSP) mem[sp+1] = stackB; // writeback cached stackB sp = sp - 1; // required for push (LoadSP2) read = mem[SP+x+1]; // fetch mem[SP+x] (LoadSP3) stackB = stackA; // stackB is now = old stackA stackA = read; // stackA = mem[SP+x]</pre>						
EQUIVALENT CODE	<pre>a = mem[sp+x]; push(a);</pre>						
INTERNAL LAYOUT	Before After SP-1 → [] SP → [] → A (= v) SP → [] ← A SP+1 → [] ← B (= prev A) SP+1 → [] ← B SP+2 → [] SP+x → [v] SP+x+1 → [v]						



DUP

OPCODE	DUP / LOADSP 0
MACHINE CODE	01110000
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	PUSH
DESCRIPTION	Push TOS again into stack
PSEUDOCODE	<pre>mem[sp+1] = stackB;</pre>
EQUIVALENT CODE	<pre>a = pop(); push(a); push(a);</pre>
INTERNAL LAYOUT	Before After

DUPSTACKB

OPCODE	DUPSTACKB / LOADSP 1
MACHINE CODE	01110001
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	PUSH
DESCRIPTION	Push stackB again into stack
PSEUDOCODE	A = stackA; // save old stackA B = stackB; // save old stackB stackA = stackB; // new stackA = old stackB stackB = A; // new stackB = old stackA mem[sp+1] = B; // writeback cached (old) stackB sp = sp - 1; // required for push
EQUIVALENT CODE	<pre>a = pop(); // get stackA b = pop(); // get stackB push(b); // save back stackB push(a); // save back stackA push(b); // duplicate stackB</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

ADDSP

OPCODE	ADDSP x	
MACHINE CODE	0001xxxx	
IMPLEMENTED	YES	
EMULATED	YES	
SP ACTION	POP + PUSH	
DESCRIPTION	TOS = TOS + mem[SP+x]	
PSEUDO CODE	<pre>a = mem[SP+x]; stackA = stackA + a;</pre>	
EQUIVALENT CODE	<pre>a = mem[SP+x]; b = pop(); push (a+b);</pre>	
INTERNAL	Before After	
LAYOUT		[] ← A (+= mem[SP+x]) [] ← B

ADDTOP

OPCODE	ADDTOP / ADDSP 1
MACHINE CODE	00010001
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	TOS = TOS + mem[SP+1]
PSEUDO CODE	stackA = stackA + stackB;
EQUIVALENT CODE	<pre>A = pop(); // get stackA B = pop(); // get stackB push(B); // push back stackB push(A+B); // push A+B</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

SHIFT

OPCODE	SHIFT / ADDSP 0
MACHINE CODE	00010000
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	TOS = 2*TOS
PSEUDO CODE	stackA = stackA << 1;
EQUIVALENT CODE	<pre>A = pop(); // get stackA push(A<<1); // push 2*A</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

BREAKPOINT

OPCODE	BREAK
MACHINE CODE	0000000
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	None
DESCRIPTION	Sets the break output line to '1' for one clock cycle.
PSEUDO CODE	
EQUIVALENT CODE	
INTERNAL	Before After

SHIFTLEFT

OPCODE	SHIFTLEFT
MACHINE CODE	0000001
DESCRIPTION	

PUSHSP

OPCODE	PUSHSP
MACHINE CODE	0000010
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	PUSH
DESCRIPTION	This instruction pushes the SP value into the stack
PSEUDO CODE	<pre>push(SP);</pre>
EQUIVALENT CODE	<pre>mem[SP+1] = stackB; stackB = stackA; stackA = SP; SP = SP - 1;</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

POPINT

OPCODE	POPINT
MACHINE CODE	0000011
DESCRIPTION	<pre>pc = mem[sp]; sp = sp + 1; fetch(); decode(); clear_interrupt_flag();</pre>

POPPC

OPCODE	POPPC
MACHINE CODE	00000100
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP
DESCRIPTION	Sets PC to value popped from stack.
PSEUDO CODE	<pre>pc = mem[sp]; sp = sp + 1; (resynch) stackA = mem[SP]; stackB = mem[SP+1];</pre>
EQUIVALENT CODE	pc = pop();
INTERNAL LAYOUT	Before After

ADD

OPCODE	ADD
MACHINE CODE	00000101
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value given by A+B.
PSEUDO CODE	<pre>a = pop(); b = pop(); b = b + a; push(b);</pre>
EQUIVALENT CODE	<pre>mem[sp+1] = mem[sp+1] + mem[sp]; sp = sp + 1;</pre>
INTERNAL LAYOUT	Before After

AND

OPCODE	AND
MACHINE CODE	00000110
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value given by A AND B.
PSEUDO CODE	<pre>a = pop(); b = pop(); b = b AND a; push(b);</pre>
EQUIVALENT CODE	mem[sp+1] = mem[sp+1] AND mem[sp]; sp = sp + 1;
INTERNAL LAYOUT	Before After

OR

OPCODE	OR
MACHINE CODE	00000111
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value given by A OR B.
PSEUDO CODE	<pre>a = pop(); b = pop(); b = b OR a; push(b);</pre>
EQUIVALENT CODE	mem[sp+1] = mem[sp+1] OR mem[sp]; sp = sp + 1;
INTERNAL LAYOUT	Before After

LOAD

OPCODE	LOAD
MACHINE CODE	00001000
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	PUSH
DESCRIPTION	Push value at mem[stackA] into stack
PSEUDOCODE	<pre>mem[SP+1] = stackB; SP = SP-1; stackB = stackA; stackA = mem[stackA];</pre>
EQUIVALENT CODE	<pre>a = pop(); b = mem[a]; push(b);</pre>
INTERNAL	Before After

NOT

OPCODE	NOT
MACHINE CODE	00001001
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	This instruction pops one value from stack (X). It then pushes back into the stack the value NOT X;
PSEUDO CODE	<pre>a = pop(); push(~a);</pre>
EQUIVALENT CODE	stackA = NOT stackA;
INTERNAL LAYOUT	Before After

FLIP

OPCODE	FLIP
MACHINE CODE	00001010
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	This instruction pops one value from stack (X). It then pushes back into the stack the value flip(X). The flip function rearranges the bits of X such that bit $\{n\} = bit\{L-1-n\}$, where L is the word length in bits. $b_{N-1} \qquad b_{1} \qquad b_{0}$
	b_0 b_1 b_{N-1} b_N
PSEUDO CODE	<pre>a = pop(); push(flip(a));</pre>
EQUIVALENT CODE	<pre>mem[sp] = flip(mem[sp]);</pre>
INTERNAL LAYOUT	Before

NOP

OPCODE	NOP
MACHINE CODE	00001011
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	none
DESCRIPTION	No operation
PSEUDOCODE	
EQUIVALENT CODE	
INTERNAL LAYOUT	Before After

STORE

OPCODE	STORE
MACHINE CODE	00001100
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP + POP
DESCRIPTION	Pop memory address A and value B from stack. Write to memory at address A the value B.
PSEUDOCODE	<pre>mem[stackA] = stackB; SP = SP+2; resynch(); // reloads stackA and stackB</pre>
EQUIVALENT CODE	<pre>A = pop(); // memory address B = pop(); // value to write mem[A] = B; // write value to memory</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

POPSP

OPCODE	POPSP
MACHINE CODE	00001101
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	new stack frame
DESCRIPTION	Load SP with TOS
PSEUDOCODE	<pre>sp = stackA; resynch();</pre>
EQUIVALENT CODE	SP = TOS;
INTERNAL LAYOUT	Before After

COMPARE

OPCODE	COMPARE / IPSUM
MACHINE CODE	00001110
DESCRIPTION	<pre>c = mem[sp]; s = mem[sp+1]; sum = 0; while (c>0){ sum += halfword(mem[s],s); s += 2; }; sp = sp+1; mem[sp] = sum; (overwrites mem[0] & mem[4] words)</pre>

SNCPY

OPCODE	SNCPY
MACHINE CODE	00001111
DESCRIPTION	<pre>c = mem[sp]; d = mem[sp+1]; s = mem[sp+2]; while (*(char*)s != 0 && c>0){ *((char*)d++) =* ((char*)s++)); c }; sp = sp+3; (overwrites mem[0] & mem[4] words)</pre>

SNCPY2

WCPY

```
OPCODE

MCPY

MACHINE CODE

00100001

v = mem[sp];
c = mem[sp+1];
d = mem[sp+2];
while (c-->0) {
    mem[d++] = v;
}
sp = sp+3;
(overwrites mem[0] & mem[4] words)
```

LESSTHAN

OPCODE	LESSTHAN
MACHINE CODE	00100100
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value 1 if A <b 0;<="" back="" comparison;="" it="" otherwise="" pushes="" signed="" td="" the="" using="" value="">
PSEUDO CODE	<pre>a = pop(); b = pop(); if ((signed)a < (signed)b) { push(1); } else { push(0); }</pre>
EQUIVALENT CODE	<pre>if (mem[sp] < mem[sp+1]) { // signed comparison a = 1; } else { a = 0; } mem[sp+1] = a; sp</pre>
INTERNAL LAYOUT	Before After

LESSTHANOREQUAL

OPCODE	LESSTHANOREQUAL
MACHINE CODE	00100101
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value 1 if A<=B using signed comparison; otherwise it pushes back the value 0;
PSEUDO CODE	<pre>a = pop(); b = pop(); if ((signed)a <= (signed)b) { push(1); } else { push(0); }</pre>
EQUIVALENT CODE	<pre>if (mem[sp] <= mem[sp+1]) { // signed comparison a = 1; } else { a = 0; } mem[sp+1] = a; sp = sp + 1</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

ULESSTHAN

OPCODE	ULESSTHAN
MACHINE CODE	00100101
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value 1 if A <b 0;<="" back="" comparison;="" it="" otherwise="" pushes="" td="" the="" unsigned="" using="" value="">
PSEUDO CODE	<pre>a = pop(); b = pop(); if ((unsigned)a < (unsigned)b) { push(1); } else { push(0); }</pre>
EQUIVALENT CODE	<pre>if (mem[sp] < mem[sp+1]) { // unsigned comparison a = 1; } else { a = 0; } mem[sp+1] = a; sp</pre>
INTERNAL	Before After

ULESSTHANOREQUAL

OPCODE	ULESSTHANOREQUAL
MACHINE CODE	00100110
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value 1 if A<=B using unsigned comparison; otherwise it pushes back the value 0;
PSEUDO CODE	<pre>a = pop(); b = pop(); if ((unsigned)a <= (unsigned)b) { push(1); } else { push(0); }</pre>
EQUIVALENT CODE	<pre>if (mem[sp] <= mem[sp+1]) { // unsigned comparison a = 1; } else { a = 0; } mem[sp+1] = a; sp</pre>
INTERNAL	Before After

SWAP

OPCODE	SWAP
MACHINE CODE	00101000
DESCRIPTION	•

MULT

OPCODE	MULT
MACHINE CODE	00101001
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value X*Y. Note, only the lower order bits are pushed into the stack.
PSEUDO CODE	<pre>a = pop(); b = pop(); push(a*b);</pre>
EQUIVALENT CODE	<pre>stackA = stackA * stackB; mem[SP+1] = stackB; sp = sp + 1;</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

LSHIFTRIGHT

OPCODE	LSHIFTRIGHT
MACHINE CODE	00101010
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: the shift parameter N and the shift variable V. It then pushes back into the stack the right logic shift value given by V>>N. The figure below shows an example for only 8 bit (this CPU works on 32bit). $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
PSEUDO CODE	<pre>a = pop();</pre>
EQUIVALENT CODE	<pre>if (TOS!=0) { while (stackA) { stackA = stackA - 1; stackB = ('0', stackB[31:1]); } } stackA = stackB; stackA = mem[SP+2]; SP = SP + 1;</pre>
INTERNAL LAYOUT	Before After SP → [] ← A SP-1 → [] SP+1 → [] ← B SP → [] ← A SP+2 → [] SP+1 → [] → B

ASHIFTLEFT

OPCODE	ASHIFTLEFT
MACHINE CODE	00101011
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: the shift parameter N and the shift variable V. It then pushes back into the stack the left arithmetic shift value given by V< <n. (this="" 0="" 0<="" 1="" 2="" 3="" 32bit).="" 4="" 5="" 6="" 7="" 8="" an="" below="" bit="" cpu="" example="" figure="" for="" on="" only="" shows="" td="" the="" works=""></n.>
PSEUDO CODE	<pre>a = pop(); // nr of shifts b = pop(); // value to shift b = b << a; push(b);</pre>
EQUIVALENT CODE	<pre>if (TOS!=0) { while (stackA) { stackA = stackA - 1; stackB <<= 1; } } stackA = stackB; stackA = stackB; stackB = mem[SP+2]; SP = SP + 1;</pre>
INTERNAL LAYOUT	Before After SP → [] ← A SP-1 → [] SP+1 → [] ← B SP → [] ← A SP+2 → [] SP+1 → [] → B

ASHIFTRIGHT

OPCODE	ASHIFTRIGHT
MACHINE CODE	00101100
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: the shift parameter N and the shift variable V. It then pushes back into the stack the left arithmetic shift value given by V>>N. The figure below shows an example for only 8 bit (this CPU works on 32bit). $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
PSEUDO CODE	<pre>a = pop(); // nr of shifts b = pop(); // value to shift b = b >> a; push(b);</pre>
EQUIVALENT CODE	<pre>if (TOS!=0) { while (stackA) { stackA = stackA - 1; stackB >>= 1; } } stackA = stackB; stackA = stackB; stackB = mem[SP+2]; SP = SP + 1;</pre>
INTERNAL LAYOUT	Before After SP → [] ← A SP-1 → [] SP+1 → [] ← B SP → [] ← A SP+2 → [] SP+1 → [] → B

CALL

OPCODE	CALL
MACHINE CODE	00101101
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	jumps to memory address TOP, while adjusting the stack with the return address pc+1
PSEUDO CODE	<pre>x = stackA[L-1:0]; // (POP) L: mem address lines stackA = pc + 1; // (PUSH) return address pc = x; // jump to x</pre>
EQUIVALENT CODE	<pre>x = pop(); call(x); // pushes PC+1 into stack</pre>
INTERNAL LAYOUT	Before After

EQ

OPCODE	EQ
MACHINE CODE	00101110
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value 1 if A==B; otherwise it pushes back the value 0;
PSEUDO CODE	<pre>a = pop(); b = pop(); if (a==b) { push(1); } else { push(0); }</pre>
EQUIVALENT CODE	<pre>if (mem[sp] == mem[sp+1]) { a = 1; } else { a = 0; } mem[sp+1] = a; sp</pre>
INTERNAL	Before After

NEQ

OPCODE	NEQ
MACHINE CODE	00101111
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value 0 if A==B; otherwise it pushes back the value 1;
PSEUDO CODE	<pre>a = pop(); b = pop(); if (a!=b) { push(1); } else { push(0); }</pre>
EQUIVALENT CODE	<pre>if (mem[sp] != mem[sp+1]) { a = 1; } else { a = 0; } mem[sp+1] = a; sp</pre>
INTERNAL LAYOUT	Before After



NEG

OPCODE	NEG
MACHINE CODE	00110000
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	This instruction pops one value from stack (X). It then pushes back into the stack the value -X;
PSEUDO CODE	<pre>a = pop(); push(-a);</pre>
EQUIVALENT CODE	stackA = 1 + NOT stackA;
INTERNAL LAYOUT	Before After

SUB

OPCODE	SUB
MACHINE CODE	00110001
IMPLEMENTED	YES
EMULATED	NO
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value given B-A.
PSEUDO CODE	<pre>a = pop(); b = pop(); b = b - a; push(b);</pre>
EQUIVALENT CODE	<pre>mem[sp+1] = mem[sp+1] - mem[sp]; sp = sp + 1;</pre>
INTERNAL LAYOUT	Before After SP → [] ← A SP-1 → [] SP+1 → [] ← B SP → [] ← A SP+2 → [] SP+1 → [] → B

XOR

OPCODE	XOR
MACHINE CODE	00110010
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: A and B. It then pushes back into the stack the value given by A XOR B.
PSEUDO CODE	<pre>a = pop(); b = pop(); b = b XOR a; push(b);</pre>
EQUIVALENT CODE	<pre>mem[sp+1] = mem[sp+1] XOR mem[sp]; sp = sp + 1;</pre>
INTERNAL LAYOUT	Before After

LOADB

OPCODE	LOADB
MACHINE CODE	00110011
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	Pops the memory address A and pushes back the byte at mem[stackA] as a 32bit uint into stack
PSEUDOCODE	<pre>mem[sp] = byte[stackA];</pre>
EQUIVALENT CODE	<pre>a = pop(); b = BYTE{ mem[a] }; push((uint32)b);</pre>
INTERNAL	Before After

LOADH

OPCODE	LOADH
MACHINE CODE	00100010
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	Pops the memory address A and pushes back the short at mem[stackA] as a 32bit uint into stack. Note that short ints are 16 bits wide.
PSEUDOCODE	<pre>mem[sp] = short[stackA];</pre>
EQUIVALENT CODE	<pre>a = pop(); b = SHORT{ mem[a] }; push((uint32)b);</pre>
INTERNAL LAYOUT	Before After

STOREB

OPCODE	STOREB
MACHINE CODE	00110100
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP
DESCRIPTION	Pops the memory address A and byte B (as 32bit) and writes back a byte with value B to memory at address A
PSEUDOCODE	<pre>mem[stackA] = byte[stackB];</pre>
EQUIVALENT CODE	<pre>a = pop(); b = pop(); BYTE{ mem[A] } = BYTE{ b & 0x000000FF };</pre>
INTERNAL	Before After SP-1 → [] SP-1 → [] FP-1 → []

STOREH

OPCODE	STOREH
MACHINE CODE	00100011
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP
DESCRIPTION	Pops the memory address A and byte B (as 32bit) and writes back a short with value B to memory at address A. Note that shorts are 16 bits wide.
PSEUDOCODE	<pre>mem[stackA] = short[stackB];</pre>
EQUIVALENT CODE	<pre>a = pop(); b = pop(); SHORT{ mem[A] } = SHORT{ b & 0x0000FFFF };</pre>
INTERNAL LAYOUT	Before After SP-1 \rightarrow [] SP-1 \rightarrow [] SP \rightarrow [] \leftarrow A (= short[stackA]) SP+1 \rightarrow [] \leftarrow B

DIV

OPCODE	DIV
MACHINE CODE	00110101
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP + PUSH
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value given by Y/X. Examples:
	+5 / +3 = +1 +5 / -3 = -1 -5 / +3 = -1 -5 / -3 = +1
	In case X is zero, the result is undetermined.
PSEUDO CODE	<pre>a = pop(); b = pop(); push(b/a);</pre>
EQUIVALENT CODE	<pre>mem[sp+1] = mem[sp+1] / mem[sp]; sp = sp + 1;</pre>
INTERNAL LAYOUT	Before After

MOD

OPCODE	MOD	
MACHINE CODE	00110110	
IMPLEMENTED	YES	
EMULATED	YES	
SP ACTION	POP + POP + PUSH	
DESCRIPTION	This instruction pops two values from stack: X and Y. It then pushes back into the stack the value given by Y % X. Examples: +5 % +3 = +2 +5 % -3 = +2 -5 % +3 = -2 -5 % -3 = -2 Note: a%b is defined in such a way that the following holds true:	
	<pre>(a/b)*b + a%b = a In case X (i.e. b) is zero, the result is undetermined.</pre>	
PSEUDO CODE	<pre>a = pop(); b = pop(); push(b % a);</pre>	
EQUIVALENT CODE	mem[sp+1] = mem[sp+1] % mem[sp]; sp = sp + 1;	
INTERNAL LAYOUT	Before	

EQBRANCH

OPCODE	EQBRANCH
MACHINE CODE	00110111
DESCRIPTION	<pre>if (mem[sp+1] == 0) { pc = pc + mem[sp]; sp = sp + 2; }</pre>

NEQBRANCH

OPCODE	NEQBRANCH
MACHINE CODE	00111000
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + POP
DESCRIPTION	This instruction pops two values from stack: X and Y; and adjusts the stack pointer accordingly. If Y!=0, then load PC with PC+X
PSEUDO CODE	A = pop(); B = pop(); SP = SP + 2; if (B!=0) { PC = PC + A; }
EQUIVALENT CODE	<pre>if (stackB != 0) { pc = pc + stackA; } sp = sp + 2; resynch();</pre>
INTERNAL LAYOUT	Before

POPPCREL

OPCODE	POPPCREL	
MACHINE CODE	00111001	
IMPLEMENTED	YES	
EMULATED	YES	
SP ACTION	POP	
DESCRIPTION	Adds to PC the value popped from stack.	
PSEUDO CODE	<pre>pc = pc + mem[sp]; sp = sp + 1; (resynch) stackA = mem[SP]; stackB = mem[SP+1];</pre>	
EQUIVALENT CODE	<pre>pc = pop();</pre>	
INTERNAL LAYOUT	Before After	

CONFIG

OPCODE	CONFIG
MACHINE CODE	00111010
DESCRIPTION	

PUSHPC

OPCODE	PUSHPC
MACHINE CODE	00111011
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	PUSH
DESCRIPTION	This instruction replaces TOS with SP+4*A
PSEUDO CODE	<pre>A = pop(); push(SP+4*A);</pre>
EQUIVALENT CODE	<pre>sp = sp - 1; mem[sp] = pc;</pre>
INTERNAL	Before After
LAYOUT	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

SYSCALL

OPCODE	SYSCALL
MACHINE CODE	00111100
DESCRIPTION	•

PUSHSPADD

OPCODE	PUSHSPADD	
MACHINE CODE	00111101	
IMPLEMENTED	YES	
EMULATED	YES	
SP ACTION	POP + PUSH	
DESCRIPTION	This instruction r	replaces TOS with SP+4*A
PSEUDO CODE	A = pop(); push(SP+4*A);	
EQUIVALENT CODE	mem[sp] = sp + (stack	A << 2)
INTERNAL	Before	After
LAYOUT	SP → [] ← A	$SP-1 \rightarrow []$ $SP \rightarrow [] \leftarrow A (=SP + old stackA)$ $SP+1 \rightarrow [] \leftarrow B$

HALFMULT


OPCODE	HALFMULT
MACHINE CODE	00111110
DESCRIPTION	<pre>mem[sp+1] = 16bits(mem[sp]) * 16bits(mem[sp+1]); sp</pre>

CALLPCREL

OPCODE	CALLPCREL
MACHINE CODE	00111110
IMPLEMENTED	YES
EMULATED	YES
SP ACTION	POP + PUSH
DESCRIPTION	jumps to memory address PC + TOP, while adjusting the stack with the return address pc+1
PSEUDOCODE	<pre>x = stackA[L-1:0]; // (POP) L: mem address lines stackA = pc + 1; // (PUSH) return address pc = pc + x; // jump to pc+x</pre>
EQUIVALENT CODE	<pre>x = pop(); call(pc+x); // pushes PC+1 into stack</pre>
INTERNAL LAYOUT	Before After

State Machine Transition Diagram

OUTDATED





Assembly Tips and Tricks

Calling Convention

Function Prolog: create Stack Frame

Function Epilog: destroy Stack Frame

Legal Notice

```
-- Copyright 2004-2008 oharboe - Øyvind Harboe - oyvind.harboe@zylin.com
-- Copyright 2008
                    alvieboy - Álvaro Lopes - alvieboy@alvie.com
                      gatekeeper - Tiago Gasiba - tiago.gasiba@gmail.com
-- Copyright 2015
-- The FreeBSD license
-- Redistribution and use in source and binary forms, with or without
-- modification, are permitted provided that the following conditions
-- 1. Redistributions of source code must retain the above copyright
      notice, this list of conditions and the following disclaimer.
-- 2. Redistributions in binary form must reproduce the above
      copyright notice, this list of conditions and the following
--
--
      disclaimer in the documentation and/or other materials
      provided with the distribution.
-- THIS SOFTWARE IS PROVIDED BY THE ZPU PROJECT "AS IS" AND ANY
-- EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
-- THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
-- PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
-- ZPU PROJECT OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
-- INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
-- (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
-- OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
-- HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
-- STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
-- ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
-- ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-- The views and conclusions contained in the software and documentation
-- are those of the authors and should not be interpreted as representing
-- official policies, either expressed or implied, of the ZPU Project.
```